Patents by Inventor Kikuo Muramatsu
Kikuo Muramatsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7984223Abstract: An information device packaged in one package includes a main function unit and an interface function unit. The main function unit includes a main processing circuit for executing signal processing related to a main function in the information device and a first microcomputer for controlling the main processing circuit by executing a first firmware program. The interface function unit includes an interface function unit including a first interface circuit for receiving data from an exterior device located outside of the information device to provide to the main function unit, a second interface circuit for performing an authentication operation with the exterior device, a second microcomputer for controlling the first interface circuit, and a memory for storing a second firmware program for controlling the first interface circuit.Type: GrantFiled: March 12, 2010Date of Patent: July 19, 2011Assignee: Renesas Electronics CorporationInventors: Hideo Nagano, Kikuo Muramatsu, Masayuki Koyama, Tomoko Ando, Motoki Higashida, Takahiko Arakawa, Makoto Hatakenaka
-
Publication number: 20100191883Abstract: An information device packaged in one package includes a main function unit and an interface function unit. The main function unit includes a main processing circuit for executing signal processing related to a main function in the information device and a first microcomputer for controlling the main processing circuit by executing a first firmware program. The interface function unit includes an interface function unit including a first interface circuit for receiving data from an exterior device located outside of the information device to provide to the main function unit, a second interface circuit for performing an authentication operation with the exterior device, a second microcomputer for controlling the first interface circuit, and a memory for storing a second firmware program for controlling the first interface circuit.Type: ApplicationFiled: March 12, 2010Publication date: July 29, 2010Applicant: Renesas Technology Corp.Inventors: Hideo Nagano, Kikuo Muramatsu, Masayuki Koyama, Tomoko Ando, Motoki Higashida, Takahiko Arakawa, Makoto Hatakenaka
-
Patent number: 7716410Abstract: An information device includes a main processing circuit for executing signal processing related to a main function in the information device, a main microcomputer for controlling the main processing circuit, a receiver circuit for interfacing with the outside of the information device, and an interface microcomputer for controlling the receiver circuit, the interface microcomputer being provided separately from the main microcomputer.Type: GrantFiled: October 23, 2006Date of Patent: May 11, 2010Assignee: Renesas Technology Corp.Inventors: Hideo Nagano, Kikuo Muramatsu, Masayuki Koyama, Tomoko Ando, Motoki Higashida, Takahiko Arakawa, Makoto Hatakenaka
-
Publication number: 20070091122Abstract: An information device includes a main processing circuit for executing signal processing related to a main function in the information device, a main microcomputer for controlling the main processing circuit, a receiver circuit for interfacing with the outside of the information device, and an interface microcomputer for controlling the receiver circuit, the interface microcomputer being provided separately from the main microcomputer.Type: ApplicationFiled: October 23, 2006Publication date: April 26, 2007Applicant: Renesas Technology CorporationInventors: Hideo Nagano, Kikuo Muramatsu, Masayuki Koyama, Tomoko Ando, Motoki Higashida, Takahiko Arakawa, Makoto Hatakenaka
-
Publication number: 20040044967Abstract: When a user makes the user's client computer (8) establish connection with a semiconductor intellectual property transmission service providing unit (3) by way of the Internet and then inputs desired change specifications, a semiconductor intellectual property transmission service providing unit (3) furnishes the change specifications input by the user to a semiconductor intellectual property automatically-changing unit (5). A semiconductor intellectual property data transmission unit (7) then transmits design data on changed semiconductor intellectual property output from the semiconductor intellectual property automatically-changing unit (5) to the user's client computer (8) by way of an internet communication unit (2) and the Internet.Type: ApplicationFiled: March 14, 2003Publication date: March 4, 2004Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Ryosuke Okuda, Kikuo Muramatsu
-
Patent number: 6018513Abstract: A communication control apparatus, provided with an echo back comparison detecting unit (30) detecting something abnormal of communication data from itself or an abnormal state generated at a data line (4), by starting transmission of communication data from itself following a detection of a line state detecting unit (29), when the line state detecting unit (29) detects that transmission of communication data from another communication apparatus to a data line (4) is started in a transmission permissible section, and by taking in communication data at the data line (4) and by comparing it with communication data having been transmitted from itself, and further provided with a transmission mark generating unit (23) shortening a bit width of data indicating a start of communication data transmitted from itself, prevents an abnormal waveform from being transmitted to the data line (4) because accuracy of echo back comparison is improved and delay tolerance of the data line (4) is eased.Type: GrantFiled: March 7, 1996Date of Patent: January 25, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasushi Okamoto, Akiya Arimoto, Kikuo Muramatsu
-
Patent number: 5768625Abstract: A primary object is to provide a communication apparatus, in particular, its buffer memory which conforms mainly to specifications of SAE-J1850 or ISO-9141.Type: GrantFiled: June 27, 1995Date of Patent: June 16, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kikuo Muramatsu, Yasushi Okamoto, Akiya Arimoto, Shinji Suda, Etsuya Yokoyama, Takeshi Nita, Yuichiro Yamaguchi, Yoshikazu Satou, Norio Matsumoto
-
Patent number: 5659548Abstract: A communication control apparatus, provided with an echo back comparison detecting unit (30) detecting something abnormal of communication data from itself or an abnormal state generated at a data line (4), by starting transmission of communication data from itself following a detection of a line state detecting unit (29), when the line state detecting unit (29) detects that transmission of communication data from another communication apparatus to a data line (4) is started in a transmission permissible section, and by taking in communication data at the data line (4) and by comparing it with communication data having been transmitted from itself, and further provided with a transmission mark generating unit (23) shortening a bit width of data indicating a start of communication data transmitted from itself, prevents an abnormal waveform from being transmitted to the data line (4) because accuracy of echo back comparison is improved and delay tolerance of the data line (4) is eased.Type: GrantFiled: March 22, 1993Date of Patent: August 19, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasushi Okamoto, Akiya Arimoto, Kikuo Muramatsu
-
Patent number: 5455920Abstract: A multiprocessor system includes the first microcomputer (1) having the first memory (4); the second microcomputer (9) having the second memory (12), the dual port third memory (14), and an offset register (22); buses (18-20) for connecting the first and second microcomputers; an address setting unit (21) provided in the second microcomputer for composing an address value supplied by the first microcomputer and a value set in the offset register to feed address data to the third memory.Type: GrantFiled: December 7, 1993Date of Patent: October 3, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kikuo Muramatsu
-
Patent number: 5414717Abstract: A NAK register, for storing negative acknowledgment data in the case where a transmission has not been received normally, is newly installed as an RSP register other than a ACK register. By controlling the delivery of reception response (RSP) from these registers according to a multi-destination communication signal and an error detection signal at an RSP control circuit, it becomes possible to announce occurrence of a reception error and an overrun error at the reception side terminal to transmission side terminals and the other reception side terminals. Thereby, there exists reception response from reception side terminals, in a communication frame at multi-destination communication, and a multiplex communication apparatus can be obtained, which can detect whether or not all of a plurality of reception side terminal have received a transmission normally.Type: GrantFiled: December 8, 1992Date of Patent: May 9, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Norio Matsumoto, Kikuo Muramatsu
-
Patent number: 5339451Abstract: A Data transmission device controlled by a processor which has a transmission control apparatus (14) which re-transmits transmission data which was previously set by a microcomputer (10) and which was unable to be transmitted in a first transmission attempt. The transmission control apparatus (14) has a transmit data word number comparing circuit (28) which determines whether a value of a set transmit data word number is within the limits prescribed by a communication standard. In the event of a failed transmission attempt, the microcomputer sets a transmit data word number greater than the number prescribed by the communication standard.Type: GrantFiled: January 11, 1993Date of Patent: August 16, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Akiya Arimoto, Yasushi Okamoto, Kikuo Muramatsu
-
Patent number: 5243606Abstract: The microcomputer of the invention comprises a flip-flop which repeats setting and resetting of a monitor signal. The monitor signal is delivered from an external device in response to a PWM output signal for driving the external device. The flip-flop sets and resets at the front edge, of the monitor signal. The invention detects a failure of the external device according to the presence or absence of inversion of its held value. Hence, the failure of the external device operating at high speeds can be reliably detected by the microcomputer of the invention.Type: GrantFiled: December 21, 1989Date of Patent: September 7, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuru Sugita, Kikuo Muramatsu
-
Patent number: 5243701Abstract: Data processing system including memory device having even-numbered addresses and odd-numbered addresses in which both an even-numbered address and an odd-numbered address are accessed in the long data bit length mode and either an even-numbered address or an odd-numbered address is accessed in the short data bit length mode, comprising a switching circuit 200 for carrying out the data communication with an odd-numbered address through a high-order data bus 6 or a low-order data bus 5 in the short data bit length mode, and a switching circuit 150 for carrying out the data communication with an odd-numbered address through the low-order data bus 5 in both the long and short data bit length modes. By virtue of this structure, the data communication through the low-order data bus only is made possible for both an even-numbered address and an odd-numbered address in the short data bit length mode.Type: GrantFiled: September 6, 1990Date of Patent: September 7, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kikuo Muramatsu, Osamu Ueda
-
Patent number: 5222111Abstract: A pulse generator circuit includes an adder, a count register which holds the result of addition provided by the adder in order for the addition-result for recursive addition in the adder, a constant register holding a constant required for making said adder continue to perform count-up/count-down operation until a carry/borrow occurs, a parameter register for applying to said adder a correction value for changing, during a normal count-up/count-down operation, the time when carry/borrow occurs, a selector for selecting one of said constant and parameter registers for applying the value held in the selected register to said adder, and a shift register responsive to a carry/borrow occuring in the addition-result from said adder for shifting the content thereof.Type: GrantFiled: October 16, 1991Date of Patent: June 22, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kikuo Muramatsu
-
Patent number: 5046180Abstract: A multifunctional memory comprises a mask ROM (2). When an "L" level signal is applied to a control pin (EXT), data is read out from the ROM (2) in response to an address signal inputted from a multiplex pin (AD/DA). Thereafter, the data read out from the ROM (2) is outputted from the multiplex pin (AD/DA). In this case, an "H" level signal is outputted from a chip select pin (CS). When an "H" level signal is applied to the control pin (EXT), an "L" level signal is outputted from the chip select pin (CE). Consequently, the EPROM (30) is rendered active. In addition, the address signal inputted from the multiplex pin (AD/DA) is outputted from a port/address pin (PORT/AD). Data is read out from the EPROM (30) in response to the address signal.Type: GrantFiled: May 15, 1989Date of Patent: September 3, 1991Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Osamu Ueda, Kikuo Muramatsu
-
Patent number: 4937782Abstract: A counter control method according to the present invention comprising the steps of:(a) allocating switching information corresponding to counters in need of being simultaneously started among switching information each serving to drive a plurality of switching means, to an address (c) of memory means to which operation control means is accessible at a time, and(b) driving said switching means using said switching information so allocated to thereby start said plurality of the counters.Type: GrantFiled: January 11, 1988Date of Patent: June 26, 1990Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigeo Mizugaki, Toyokatsu Nakajima, Kikuo Muramatsu
-
Patent number: 4805199Abstract: A pulse generating circuit which, when a counting value of a counter and a value previously set at a register are coincident with each other, converts an output into the preset level to thereby generate each elementary pulse, and is provided with a register buffer for storing therein a value for defining the time, when the level of the pulse output is reconverted so that when the level of the pulse signal is converted, the stored value of the register buffer is set in the register through no software to thereby eliminate the influence on software processing with respect to the elemental pulse width, and is provided with a counter buffer for storing therein a counting start value to be set at the counter in addition to the above-mentioned construction so that the value is constructed to be desirably changeable to thereby enable the counting start value of the counter to be changeable each time the overflow occurs, thus enabling the cycle duration of the pulse signal to be changed with ease.Type: GrantFiled: January 13, 1988Date of Patent: February 14, 1989Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kikuo Muramatsu
-
Patent number: 4479154Abstract: A disk driving mechanism is provided with a program memory section storing programs corresponding to a plurality of operational modes of the device and a mode set switch for applying an operational mode to an input/output section of the device. A central processing unit is provided for recognizing the operational mode set by said mode set switch, and for operating the device according to a program read out of the program memory corresponding to the selected operational mode. According to the invention, a floppy or hard disk drive may be operated by itself, without the aid of a host computer, for the purpose of self-diagnosis.Type: GrantFiled: March 22, 1982Date of Patent: October 23, 1984Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kikuo Muramatsu