Patents by Inventor Kiminori Fujisaku

Kiminori Fujisaku has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5581745
    Abstract: An interrupt request processing device and method for control of the bus cycle of a microprocessor which implements predetermined wait periods dependent upon a detected wait request. Predetermined wait states, programmable in the microprocessor, are assigned to wait request signals for implementation of a predetermined wait period corresponding to a detected wait request signal, in which the bus cycle is suspended for the predetermined wait period while the signal to be applied to the connected peripheral device is held during access to the peripheral device. After the predetermined wait period is over the bus cycle is unsuspended and the microprocessor is again able to detect wait request signals.
    Type: Grant
    Filed: December 17, 1993
    Date of Patent: December 3, 1996
    Assignee: Fujitsu Limited
    Inventors: Hiroshi Muraoka, Kiminori Fujisaku
  • Patent number: 4940970
    Abstract: A CRT display device with a picture-rearranging circuit in which a display address for accessing a memory to display data stored in the memory is calculated at a high speed by hardware, i.e., a calculator, which counts values from an address counter or a reading or writing address from a microprocessing unit and an offset address generated from the microprocessing unit, the offset address being used to change the picture-arrangement on a display panel.
    Type: Grant
    Filed: May 2, 1989
    Date of Patent: July 10, 1990
    Assignee: Fujitsu Limited
    Inventor: Kiminori Fujisaku
  • Patent number: 4789963
    Abstract: A method for controlling a plurality of memory planes in a writing operation in a display control apparatus of a graphic system, the method including the steps of selectively connecting a plurality of the memory planes to a data bus by using an interface unit; selectively applying a write enable signal to the memory planes from a plane designating unit; applying data to be written to the data bus from a central processing unit; writing the data into the memory planes to which the write enable signal has been applied and which are connected to the data bus; and writing predetermined fixed data into the memory planes to which is the write enable signal has been applied but which are not connected to the data bus.
    Type: Grant
    Filed: June 16, 1987
    Date of Patent: December 6, 1988
    Assignee: Fujitsu Limited
    Inventors: Hitoshi Takahashi, Kiminori Fujisaku
  • Patent number: 4684935
    Abstract: A display system comprises a first image memory storing first image data, a second image memory storing second image data operable independently from the first image memory, a display selection and combination circuit, and two display units. The display selection and combination circuit connected to the first and second image memories is formed such that each of the display units displays a combination of data from the image memories according to a display request. Normally, the display units are cathode ray tubes or liquid crystal displays. Usually, one of the first and second image memories stores character information, such as letters and numerals, and the other stores graphic information, such as figures and curves.
    Type: Grant
    Filed: November 17, 1983
    Date of Patent: August 4, 1987
    Assignee: Fujitsu Limited
    Inventors: Kiminori Fujisaku, Makoto Awaga, Shosuke Mori
  • Patent number: 4574347
    Abstract: A data processing apparatus includes a CPU, a memory, and logic operation hardware. When a predetermined instruction code is identified, the logic operation hardware executes an arithmetic operation using data stored in the memory, while the CPU processes the same data. The logic operation hardware then writes the result of the arithmetic operation instead of the data processed by the CPU.
    Type: Grant
    Filed: November 7, 1983
    Date of Patent: March 4, 1986
    Assignee: Fujitsu Limited
    Inventors: Shosuke Mori, Makoto Awaga, Kiminori Fujisaku, Mitsuru Yamauchi, Hitoshi Ono