Patents by Inventor Kirubakaran Periyannan
Kirubakaran Periyannan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10635515Abstract: A partial memory die is removed from an edge of a wafer such that the partial memory die is missing a portion of the memory structure that was not printed on the wafer. A usable portion of the incomplete memory structure is determined and one or more rectangular zones in the usable portion of the incomplete memory structure are identified. During operation of the memory system, the memory system receives logical addresses for memory operations to be performed on the partial memory die and determines physical addresses that corresponding to the logical addresses. The memory system performs an out of bounds response for a physical address that is on the partial memory die but outside of the one or more rectangular zones. The memory system performs memory operations for physical addresses that are inside the one or more rectangular zones.Type: GrantFiled: December 6, 2017Date of Patent: April 28, 2020Assignee: SanDisk Technologies LLCInventors: Sukhminder Singh Lobana, Kirubakaran Periyannan
-
Publication number: 20200103462Abstract: Systems and methods for die crack detection are disclosed. In one exemplary embodiment, a die includes a first conductive segment, an intermediate conductive segment, and a second conductive segment. The crack detection ring substantially surrounds the die according to a serpentine path having a plurality of legs, wherein each leg intersects the first conductive segment at a first intersection, an intermediate conductive segment at an intermediate intersection and a second conductive segment at a second intersection, wherein the intermediate intersection is horizontally offset from at least the first intersection and the second intersection.Type: ApplicationFiled: April 30, 2019Publication date: April 2, 2020Applicant: SanDisk Technologies LLCInventors: Kirubakaran PERIYANNAN, Naresh BATTULA, Chang SIAU
-
Publication number: 20190187553Abstract: An apparatus is provided that includes a reticle including a die, the reticle configured to increase a number of partial die that can be successfully used as partially operable die.Type: ApplicationFiled: December 18, 2017Publication date: June 20, 2019Applicant: SANDISK TECHNOLOGIES LLCInventors: Daniel J. Linnen, Jianhua Zhu, Srikar Peesari, Kirubakaran Periyannan, Avinash Rajagiri, Shantanu Gupta, Jagdish Sabde, Ashish Ghai, Deepak Bharadwaj
-
Publication number: 20190171506Abstract: A partial memory die is removed from an edge of a wafer such that the partial memory die is missing a portion of the memory structure that was not printed on the wafer. A usable portion of the incomplete memory structure is determined and one or more rectangular zones in the usable portion of the incomplete memory structure are identified. During operation of the memory system, the memory system receives logical addresses for memory operations to be performed on the partial memory die and determines physical addresses that corresponding to the logical addresses. The memory system performs an out of bounds response for a physical address that is on the partial memory die but outside of the one or more rectangular zones. The memory system performs memory operations for physical addresses that are inside the one or more rectangular zones.Type: ApplicationFiled: December 6, 2017Publication date: June 6, 2019Applicant: SANDISK TECHNOLOGIES LLCInventors: Sukhminder Singh Lobana, Kirubakaran Periyannan
-
Patent number: 10290354Abstract: A partial memory die is missing one or more components. One example of a partial memory die includes an incomplete memory structure such that the partial memory die is configured to successfully perform programming, erasing and reading of the incomplete memory structure.Type: GrantFiled: October 31, 2017Date of Patent: May 14, 2019Assignee: SanDisk Technologies LLCInventors: Daniel Linnen, Srikar Peesari, Kirubakaran Periyannan, Avinash Rajagiri, Shantanu Gupta, Jagdish Sabde, Ashish Ghai, Deepak Bharadwaj, Sukhminder Singh Lobana, Shrikar Bhagath
-
Publication number: 20190130978Abstract: A partial memory die is missing one or more components. One example of a partial memory die includes an incomplete memory structure such that the partial memory die is configured to successfully perform programming, erasing and reading of the incomplete memory structure.Type: ApplicationFiled: October 31, 2017Publication date: May 2, 2019Applicant: SANDISK TECHNOLOGIES LLCInventors: Daniel Linnen, Srikar Peesari, Kirubakaran Periyannan, Avinash Rajagiri, Shantanu Gupta, Jagdish Sabde, Ashish Ghai, Deepak Bharadwaj, Sukhminder Singh Lobana, Shrikar Bhagath
-
Publication number: 20190129861Abstract: A partial memory die comprises a memory structure that includes a first plane of non-volatile memory cells and a second plane of non-volatile memory cells. The second plane of non-volatile memory cells is incomplete. A first buffer is connected to the first plane. A second buffer is connected to the second plane. A data path circuit is connected to an input interface, the first buffer and the second buffer. The data path circuit is configured to map data received at the input interface and route the mapped data to either the first buffer or the second buffer. An inter-plane re-mapping circuit is connected to the first buffer and the second buffer, and is configured to re-map data from the first buffer and store the re-mapped data in the second buffer for programming into the second plane.Type: ApplicationFiled: October 31, 2017Publication date: May 2, 2019Applicant: SANDISK TECHNOLOGIES LLCInventors: Daniel Linnen, Srikar Peesari, Kirubakaran Periyannan, Avinash Rajagiri, Shantanu Gupta, Jagdish Sabde, Ashish Ghai, Deepak Bharadwaj
-
Patent number: 10276251Abstract: A memory system performs verification when writing to memory. It is possible that the memory system may be missing some components (or components may be otherwise unavailable). To account for missing or unavailable components when performing verification, the memory system uses a pattern of data that includes a mask identifying the missing or unavailable components. The mask is used to force a predetermined result of the verification for the missing or unavailable portions of the memory structure so that results of the verification that correspond to the missing or unavailable components are not counted as errors.Type: GrantFiled: December 21, 2017Date of Patent: April 30, 2019Assignee: SanDisk Technologies LLCInventors: Sukhminder Singh Lobana, Kirubakaran Periyannan, Ankitkumar Babariya
-
Patent number: 10242750Abstract: Techniques are presented for testing the high-speed data path between the IO pads and the read/write buffer of a memory circuit without the use of an external test device. In an on-chip process, a data test pattern is transferred at a high data rate between the read/write register and a source for the test pattern, such as register for this purpose or the read/write buffer of another plane. The test data after the high-speed transfer is then checked against its expected, uncorrupted value, such as by transferring it back at a lower speed for comparison or by transferring the test data a second time, but at a lower rate, and comparing the high transfer rate copy with the lower transfer rate copy at the receiving end of the transfers.Type: GrantFiled: May 31, 2017Date of Patent: March 26, 2019Assignee: SanDisk Technologies LLCInventors: Daniel Linnen, Srikar Peesari, Kirubakaran Periyannan, Shantanu Gupta, Avinash Rajagiri, Dongxiang Liao, Jagdish Sabde, Rajan Paudel
-
Publication number: 20180350445Abstract: Techniques are presented for testing the high-speed data path between the IO pads and the read/write buffer of a memory circuit without the use of an external test device. In an on-chip process, a data test pattern is transferred at a high data rate between the read/write register and a source for the test pattern, such as register for this purpose or the read/write buffer of another plane. The test data after the high-speed transfer is then checked against its expected, uncorrupted value, such as by transferring it back at a lower speed for comparison or by transferring the test data a second time, but at a lower rate, and comparing the high transfer rate copy with the lower transfer rate copy at the receiving end of the transfers.Type: ApplicationFiled: May 31, 2017Publication date: December 6, 2018Applicant: SANDISK TECHNOLOGIES LLCInventors: Daniel Linnen, Srikar Peesari, Kirubakaran Periyannan, Shantanu Gupta, Avinash Rajagiri, Dongxiang Liao, Jagdish Sabde, Rajan Paudel
-
Patent number: 10141064Abstract: Techniques are presented for the prevention and detection of inter-plane disturbs in a memory circuit, where, when concurrently performing memory operations on multiple planes, a defect in one plane can feed back through a common supply node and adversely affect memory operations in another node. To isolate such defects to plane in which the occur, the memory supplies the elements, such as a word line, of different planes from a common supply node through a uni-directional circuit element, such as a diode. In this way, if the voltage on an element in an array gets pulled up to an elevated voltage though a defect, this elevated voltage is stopped from flowing back to the common supply node. Additionally, by comparing the voltage levels on either side of the uni-directional circuit element, it can be determined whether such a defect is present in an array.Type: GrantFiled: May 3, 2017Date of Patent: November 27, 2018Assignee: SanDisk Technologies LLCInventors: Kirubakaran Periyannan, Daniel Joseph Linnen
-
Publication number: 20180322932Abstract: Techniques are presented for the prevention and detection of inter-plane disturbs in a memory circuit, where, when concurrently performing memory operations on multiple planes, a defect in one plane can feed back through a common supply node and adversely affect memory operations in another node. To isolate such defects to plane in which the occur, the memory supplies the elements, such as a word line, of different planes from a common supply node through a uni-directional circuit element, such as a diode. In this way, if the voltage on an element in an array gets pulled up to an elevated voltage though a defect, this elevated voltage is stopped from flowing back to the common supply node. Additionally, by comparing the voltage levels on either side of the uni-directional circuit element, it can be determined whether such a defect is present in an array.Type: ApplicationFiled: May 3, 2017Publication date: November 8, 2018Applicant: SANDISK TECHNOLOGIES LLCInventors: Kirubakaran Periyannan, Daniel Joseph Linnen
-
Patent number: 8886876Abstract: Methods for memory block protection and memory devices are disclosed. One such method for memory block protection includes programming protection data to protection bytes diagonally across different word lines of a particular memory block (e.g., Boot ROM). The protection data can be retrieved by an erase verify operation that can be performed at power-up of the memory device.Type: GrantFiled: January 9, 2014Date of Patent: November 11, 2014Assignee: Micron Technology, Inc.Inventor: Kirubakaran Periyannan
-
Publication number: 20140122804Abstract: Methods for memory block protection and memory devices are disclosed. One such method for memory block protection includes programming protection data to protection bytes diagonally across different word lines of a particular memory block (e.g., Boot ROM). The protection data can be retrieved by an erase verify operation that can be performed at power-up of the memory device.Type: ApplicationFiled: January 9, 2014Publication date: May 1, 2014Applicant: Micron Technology, Inc.Inventor: Kirubakaran PERIYANNAN
-
Patent number: 8645616Abstract: Methods for memory block protection and memory devices are disclosed. One such method for memory block protection includes programming protection data to protection bytes diagonally across different word lines of a particular memory block (e.g., Boot ROM). The protection data can be retrieved by an erase verify operation that can be performed at power-up of the memory device.Type: GrantFiled: February 3, 2011Date of Patent: February 4, 2014Assignee: Micron Technology, Inc.Inventor: Kirubakaran Periyannan
-
Patent number: 8549246Abstract: One or more techniques are provided for restricting access to protected modes of operation in a memory device. In one embodiment, detection circuitry is provided and configured to receive and evaluate a protected mode entry sequence for accessing a protected mode of operation. The detection circuitry may be further configured to temporarily enable an output pin on a serial interface between the memory device and a master device to receive inputs, such that a entry sequence may be entered on both the input and output pins. In another embodiment, the detection circuitry may be enabled only if a security code is first provided, thus requiring both the correct security code and entry sequence before protected mode access is allowed. The memory device may also include a parallel NAND memory array, and detection logic may be further configured to enable a serial-to-parallel NAND translator once protected mode access is allowed.Type: GrantFiled: April 30, 2008Date of Patent: October 1, 2013Assignee: Micron Technology, Inc.Inventors: Theodore T. Pekny, Samuel A. Shapero, Kirubakaran Periyannan
-
Publication number: 20120203952Abstract: Methods for memory block protection and memory devices are disclosed. One such method for memory block protection includes programming protection data to protection bytes diagonally across different word lines of a particular memory block (e.g., Boot ROM). The protection data can be retrieved by an erase verify operation that can be performed at power-up of the memory device.Type: ApplicationFiled: February 3, 2011Publication date: August 9, 2012Inventor: Kirubakaran Periyannan
-
Publication number: 20090276561Abstract: One or more techniques are provided for restricting access to protected modes of operation in a memory device. In one embodiment, detection circuitry is provided and configured to receive and evaluate a protected mode entry sequence for accessing a protected mode of operation. The detection circuitry may be further configured to temporarily enable an output pin on a serial interface between the memory device and a master device to receive inputs, such that a entry sequence may be entered on both the input and output pins. In another embodiment, the detection circuitry may be enabled only if a security code is first provided, thus requiring both the correct security code and entry sequence before protected mode access is allowed. The memory device may also include a parallel NAND memory array, and detection logic may be further configured to enable a serial-to-parallel NAND translator once protected mode access is allowed.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Applicant: Micron Technology, Inc.Inventors: Theodore T. Pekny, Samuel A. Shapero, Kirubakaran Periyannan