Patents by Inventor Kishor Desai
Kishor Desai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140169734Abstract: Techniques for coupling light from a waveguide array to a single mode fiber array are described. In an embodiment, lateral misalignment of an array of focusing lenses and an array of optical fiber ferrules held into alignment by a lens holder sub-assembly is compensated by tilting the lens holder sub-assembly with respect to the propagation axis of the light being coupled by the lens holder-subassembly. Since the amount of tilt can be adjusted according to the degree of lateral misalignment, lens holder sub-assemblies manufactured with varying degrees of misalignment may be utilized to couple light into single mode fiber-optic cable. In addition, the same technique can also be used to compensate for other defects as well, such as angular errors in manufacturing or placement of a turning mirror or prism used to direct light into the lens holder sub-assembly.Type: ApplicationFiled: December 14, 2012Publication date: June 19, 2014Applicant: CISCO TECHNOLOGY, INC.Inventors: Ravinder KACHRU, Chris TOGAMI, Kishor DESAI
-
Patent number: 8723049Abstract: A component can include a substrate having a first surface and a second surface remote therefrom, an opening extending in a direction between the first and second surfaces, and a conductive via extending within the opening. The substrate can have a CTE less than 10 ppm/° C. The conductive via can include a plurality of base particles each including a first region of a first metal substantially covered by a layer of a second metal different from the first metal. The base particles can be metallurgically joined together and the second metal layers of the particles can be at least partially diffused into the first regions. The conductive via can include voids interspersed between the joined base particles. The voids can occupy 10% or more of a volume of the conductive via.Type: GrantFiled: June 9, 2011Date of Patent: May 13, 2014Assignee: Tessera, Inc.Inventors: Charles G. Woychik, Kishor Desai, Ilyas Mohammed, Terrence Caskey
-
Patent number: 8697492Abstract: A method for making a microelectronic assembly includes providing a microelectronic element with first conductive elements and a dielectric element with second conductive elements. At least some of either the first conductive elements or the second conductive elements may be conductive posts and other of the first or second conductive elements may include a bond metal disposed between some of the conductive posts. An underfill layer may overly some of the first or second conductive elements. At least one of the first conductive elements may be moved towards the other of the second conductive elements so that the posts pierce the underfill layer and at least deform the bond metal. The microelectronic element and the dielectric element can be heated to join them together. The height of the posts above the surface may be at least forty percent of a distance between surfaces of the microelectronic element and dielectric element.Type: GrantFiled: November 2, 2010Date of Patent: April 15, 2014Assignee: Tessera, Inc.Inventors: Belgacem Haba, Ilyas Mohammed, Ellis Chau, Sang Il Lee, Kishor Desai
-
Publication number: 20140003457Abstract: An interposer (support substrate) for an opto-electronic assembly is formed to include a thermally-isolated region where temperature-sensitive devices (such as, for example, laser diodes) may be positioned and operate independent of temperature fluctuations in other areas of the assembly. The thermal isolation is achieved by forming a boundary of dielectric material through the thickness of the interposer, the periphery of the dielectric defining the boundary between the thermally isolated region and the remainder of the assembly. A thermo-electric cooler can be used in conjunction with the temperature-sensitive device(s) to stabilize the operation of these devices.Type: ApplicationFiled: November 28, 2012Publication date: January 2, 2014Applicant: Cisco Technology, Inc.Inventors: Kalpendu Shastri, Soham Pathak, Vipulkumar Patel, Bipin Dama, Kishor Desai
-
Publication number: 20130314707Abstract: An arrangement for providing passive alignment of optical components on a common substrate uses a set of reference cavities, where each optical device is positioned within a separate reference cavity. The reference cavities are formed to have a predetermined depth, with perimeters slightly larger than the footprint of their associated optical components. The reference cavity includes at least one right-angle corner that is used as a registration corner against which a right-angle corner of an associated optical component is positioned. The placement of each optical component in its own reference cavity allows for passive optical alignment to be achieved by placing each component against its predefined registration corner.Type: ApplicationFiled: November 12, 2012Publication date: November 28, 2013Inventors: Kalpendu Shastri, Ravinder Kachru, Kishor Desai
-
Patent number: 8525312Abstract: A microelectronic assembly can include a microelectronic element and a lead frame having a first unit and a second unit overlying the first unit and assembled therewith. The first unit can have a first metal layer comprising a portion of the thickness of the lead frame and including terminals and first conductive elements extending away therefrom. The second unit can have a second metal layer comprising a portion of the thickness of the lead frame and including bond pads and second conductive elements extending away therefrom. The first and second units each can have an encapsulation supporting at least portions of the respective first and second conductive elements. At least some of the second conductive elements can overlie portions of corresponding ones of the first conductive elements and can be joined thereto. The microelectronic element can have contacts electrically connected with the bond pads of the lead frame.Type: GrantFiled: August 12, 2011Date of Patent: September 3, 2013Assignee: Tessera, Inc.Inventors: Qwai H. Low, Chok J. Chia, Kishor Desai, Charles G. Woychik, Huailiang Wei
-
Patent number: 8525309Abstract: A microelectronic unit can include a lead frame and a device chip. The lead frame can have a plurality of monolithic lead fingers extending in a plane of the lead frame. Each lead finger can have a fan-out portion and a chip connection portion extending in the lead frame plane. The fan-out portions can have first and second opposed surfaces and a first thickness in a first direction between the opposed surfaces. The chip connection portions can have a second thickness smaller than the first thickness. The chip connection portions can define a recess below the first surface. The device chip can have a plurality of at least one of passive devices or active devices. The device chip can have contacts thereon facing the chip connection portions and electrically coupled thereto. At least a portion of a thickness of the device chip can extend within the recess.Type: GrantFiled: June 30, 2011Date of Patent: September 3, 2013Assignee: Tessera, Inc.Inventors: Chok Chia, Qwai Low, Kishor Desai, Charles G. Woychik
-
Publication number: 20130202255Abstract: An apparatus for providing single mode optical signal coupling between an opto-electronic transceiver and a single mode optical fiber array takes the form of a lens array and a ferrule component. The lens array includes a plurality of separate lens element disposed to intercept a like plurality of single mode optical output signal from the opto-electronic transceiver and provide as an output a focused version thereof. The ferrule component includes a plurality of single mode fiber stubs that are passively aligned with the lens array and support the transmission of the focused, single mode optical output signals towards the associated single mode optical fiber array.Type: ApplicationFiled: January 31, 2013Publication date: August 8, 2013Applicant: CISCO Technology, Inc.Inventors: Chris Kiyoshi Togami, Soham Pathak, Kalpendu Shastri, Kishor Desai, Ravinder Kachru, Bipin Dama, Vipulkumar Patel
-
Publication number: 20130188970Abstract: An apparatus for transmitting optical signals includes an interposer for supporting opto-electronic components used to create optical output signals. An enclosure is used to encapsulate the populated interposer assembly and includes a silicon sidewall and a transparent lid. The sidewall is etched to include a turning mirror feature with a reflecting surface at a predetermined angle ?, the turning mirror disposed to intercept the optical output signals and re-direct them through the enclosure's transparent lid. A coverplate is disposed over and aligned with the enclosure, where the coverplate includes a silicon sidewall member that is etched to include a turning mirror element with a reflecting surface at the same angle ? as the enclosure's turning mirror element. The optical signals re-directed by the enclosure then pass through the transparent lid of the enclosure, impinge the turning mirror element of the coverplate, and are then re-directed along the longitudinal axis.Type: ApplicationFiled: January 19, 2013Publication date: July 25, 2013Inventors: Kalpendu Shastri, Vipulkumar Patel, Soham Pathak, Utpal Chakrabarti, Bipin Dama, Ravinder Kachru, Kishor Desai
-
Publication number: 20130183008Abstract: An apparatus for providing self-aligned optical coupling between an opto-electronic substrate and a fiber array, where the substrate is enclosed by a transparent lid such that the associated optical signals enter and exit the arrangement through the transparent lid. The apparatus takes the form of a two-part connectorized fiber array assembly where the two pieces uniquely mate to form a self-aligned configuration. A first part, in the form of a plate, is attached to the transparent lid in the area where the optical signals pass through. The first plate includes a central opening with inwardly-tapering sidewalls surrounding its periphery. A second plate is also formed to include a central opening and has a lower protrusion with inwardly-tapering sidewalls that mate with the inwardly-tapering sidewalls of the first plate to form the self-aligned connectorized fiber array assembly. The fiber array is then attached to the second plate in a self-aligned fashion.Type: ApplicationFiled: January 9, 2013Publication date: July 18, 2013Inventors: Kalpendu Shastri, Soham Pathak, Utpal Chakrabarti, Vipulkumar Patel, Bipin Dama, Ravinder Kachru, Kishor Desai
-
Publication number: 20130182996Abstract: An apparatus for providing releasable attachment between a fiber connector and an opto-electronic assembly, the opto-electronic assembly utilizing an interposer substrate to support a plurality of opto-electronic components that generates optical output signals and receives optical input signals. An enclosure is used to cover the interposer substrate and includes a transparent region through which the optical output and input signals pass unimpeded. A magnetic connector component is attached to the lid and positioned to surround the transparent region, with a fiber connector for supporting one or more optical fibers magnetically attached to the connector component by virtue of a metallic component contained in the fiber connector. This arrangement provides releasable attachment of the fiber connector to the enclosure in a manner where the optical output and input signals align with the optical fibers in the connector.Type: ApplicationFiled: January 9, 2013Publication date: July 18, 2013Inventors: Kalpendu Shastri, Soham Pathak, John Fangman, Vipulkumar Patel, Kishor Desai, Ravinder Kachru
-
Publication number: 20130101250Abstract: An opto-electronic assembly is provided comprising a substrate (generally of silicon or glass) for supporting a plurality of interconnected optical and electrical components. A layer of sealing material is disposed to outline a defined peripheral area of the substrate. A molded glass lid is disposed over and bonded to the substrate, where the molded glass lid is configured to create a footprint that matches the defined peripheral area of the substrate. The bottom surface of the molded glass lid includes a layer of bonding material that contacts the substrate's layer of sealing material upon contact, creating a bonded assembly. In one form, a wafer level assembly process is proposed where multiple opto-electronic assemblies are disposed on a silicon wafer and multiple glass lids are molded in a single sheet of glass that is thereafter bonded to the silicon wafer.Type: ApplicationFiled: October 19, 2012Publication date: April 25, 2013Inventors: Kishor Desai, Ravinder Kachru, Vipulkumar Patel, Bipin Dama, Kalpendu Shastri, Soham Pathak
-
Publication number: 20130095151Abstract: A photostable cosmetic composition for protection against UVA and UVB radiations of wavelengths between 280 and 400 nm, which comprises, in a cosmetically acceptable vehicle: (i) at least one UVA-sunscreen agents absorbing predominantly in the UVA-range; (ii) at least one UVB-sunscreen agents absorbing predominantly in the UVB-range; (iii) at least 0.1% by weight of a 2-hydroxy sulfobetaine of cinnamidoalkyl amine compound.Type: ApplicationFiled: June 17, 2011Publication date: April 18, 2013Applicant: GALAXY SURFACTANTS LTD.Inventors: Arun Harachandra Jawale, Vaishali Amol Jumde, Archana Kishor Desai
-
Publication number: 20130063918Abstract: An interconnection component includes a first support portion has a plurality of first conductive vias extending therethrough substantially perpendicular to surfaces thereof such that each via has a first end adjacent a first surface and a second end adjacent a second surface. A second support portion has a plurality of second conductive vias extending therethrough substantially perpendicular to surfaces thereof such that each via has a first end adjacent the first surface and a second end adjacent the second surface. A redistribution layer is disposed between the second surfaces of the first and second support portions, electrically connecting at least some of the first vias with at least some of the second vias. The first and second support portions can have a coefficient of thermal expansion (“CTE”) of less than 12 parts per million per degree, Celsius (“ppm/° C.”).Type: ApplicationFiled: September 14, 2011Publication date: March 14, 2013Applicant: INVENSAS CORP.Inventors: Belgacem Haba, Kishor Desai
-
Publication number: 20130049179Abstract: A microelectronic assembly includes a substrate, a first and second microelectronic elements, a lead finger, electrical connections extending between contacts of the second microelectronic element and the lead fingers, and an encapsulant overlying at least portions of the first and second microelectronic elements, lead finger and electrical connections. The substrate has contacts at a first surface and terminals at an opposed second surface that are electrically connected with the substrate contacts. The first microelectronic element has contacts exposed at its front face. The front face of the first microelectronic element is joined to the substrate contacts. The second microelectronic element overlies the first microelectronic element and has contacts at a front face facing away from the substrate. The lead frame has lead fingers, wherein the second surface of the substrate and the lead fingers define a common interface for electrical interconnection to a component external to the microelectronic assembly.Type: ApplicationFiled: August 24, 2011Publication date: February 28, 2013Applicant: TESSERA, INC.Inventors: Kishor Desai, Qwai H. Low, Chok J. Chia, Charles G. Woychik, Huailiang Wei
-
Patent number: 8378478Abstract: The microelectronic assembly includes a first microelectronic element having a front surface, a plurality of contacts exposed at the front surface, and a rear surface remote from the front surface; a second microelectronic element having a front surface facing the rear surface of the first microelectronic element and projecting beyond an edge of the first microelectronic element, the second microelectronic element having a plurality of contacts exposed at its front surface; a dielectric region overlying the front surfaces of the microelectronic elements, the dielectric region having a major surface facing away from the microelectronic elements; metallized vias within openings in the dielectric region extending from the plurality of contacts of the first and second microelectronic elements; and leads extending along a major surface of the dielectric region from the vias to terminals exposed at the major surface.Type: GrantFiled: November 24, 2010Date of Patent: February 19, 2013Assignee: Tessera, Inc.Inventors: Kishor Desai, Belgacem Haba, Wael Zohni
-
Publication number: 20130037925Abstract: A microelectronic assembly can include a microelectronic element and a lead frame having a first unit and a second unit overlying the first unit and assembled therewith. The first unit can have a first metal layer comprising a portion of the thickness of the lead frame and including terminals and first conductive elements extending away therefrom. The second unit can have a second metal layer comprising a portion of the thickness of the lead frame and including bond pads and second conductive elements extending away therefrom. The first and second units each can have an encapsulation supporting at least portions of the respective first and second conductive elements. At least some of the second conductive elements can overlie portions of corresponding ones of the first conductive elements and can be joined thereto. The microelectronic element can have contacts electrically connected with the bond pads of the lead frame.Type: ApplicationFiled: August 12, 2011Publication date: February 14, 2013Applicant: TESSERA, INC.Inventors: Qwai H. Low, Chok J. Chia, Kishor Desai, Charles G. Woychik, Huailiang Wei
-
Publication number: 20130001757Abstract: A microelectronic unit can include a lead frame and a device chip. The lead frame can have a plurality of monolithic lead fingers extending in a plane of the lead frame. Each lead finger can have a fan-out portion and a chip connection portion extending in the lead frame plane. The fan-out portions can have first and second opposed surfaces and a first thickness in a first direction between the opposed surfaces. The chip connection portions can have a second thickness smaller than the first thickness. The chip connection portions can define a recess below the first surface. The device chip can have a plurality of at least one of passive devices or active devices. The device chip can have contacts thereon facing the chip connection portions and electrically coupled thereto. At least a portion of a thickness of the device chip can extend within the recess.Type: ApplicationFiled: June 30, 2011Publication date: January 3, 2013Applicant: TESSERA INC.Inventors: Chok Chia, Qwai Low, Kishor Desai, Charles G. Woychik
-
Publication number: 20120314384Abstract: A component can include a substrate having a first surface and a second surface remote therefrom, an opening extending in a direction between the first and second surfaces, and a conductive via extending within the opening. The substrate can have a CTE less than 10 ppm/° C. The conductive via can include a plurality of base particles each including a first region of a first metal substantially covered by a layer of a second metal different from the first metal. The base particles can be metallurgically joined together and the second metal layers of the particles can be at least partially diffused into the first regions. The conductive via can include voids interspersed between the joined base particles. The voids can occupy 10% or more of a volume of the conductive via.Type: ApplicationFiled: June 9, 2011Publication date: December 13, 2012Applicant: Tessera, Inc.Inventors: Charles G. Woychik, Kishor Desai, Ilyas Mohammed, Terrence Caskey
-
Publication number: 20120280344Abstract: A wafer scale implementation of an opto-electronic transceiver assembly process utilizes a silicon wafer as an optical reference plane and platform upon which all necessary optical and electronic components are simultaneously assembled for a plurality of separate transceiver modules. In particular, a silicon wafer is utilized as a “platform” (interposer) upon which all of the components for a multiple number of transceiver modules are mounted or integrated, with the top surface of the silicon interposer used as a reference plane for defining the optical signal path between separate optical components. Indeed, by using a single silicon wafer as the platform for a large number of separate transceiver modules, one is able to use a wafer scale assembly process, as well as optical alignment and testing of these modules.Type: ApplicationFiled: May 3, 2012Publication date: November 8, 2012Applicant: LIGHTWIRE LLCInventors: Kalpendu Shastri, Vipulkumar Patel, Mark Webster, Prakash Gothoskar, Ravinder Kachru, Soham Pathak, Rao V. Yelamarty, Thomas Daugherty, Bipin Dama, Kaushik Patel, Kishor Desai