Patents by Inventor Kjersten E. Criss
Kjersten E. Criss has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240061741Abstract: A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perform permanent fault detection (PFD) and adjust application of ECC based on PFD detection; or, spare only a portion of a device and leave another portion active, including adjusting ECC based on the spared portion. The error detection can be based on bits of an ECC device, and error correction based on those bits and additional bits stored on the data devices.Type: ApplicationFiled: December 26, 2020Publication date: February 22, 2024Inventors: Rajat AGARWAL, Hsing-Min CHEN, Wei P. CHEN, Wei WU, Jing LING, Kuljit S. BAINS, Kjersten E. CRISS, Deep K. BUCH, Theodros YIGZAW, John G. HOLM, Andrew M. RUDOFF, Vaibhav SINGH, Sreenivas MANDAVA
-
Patent number: 11601137Abstract: An apparatus is described. The apparatus includes a memory chip. The memory chip has an error correction code (ECC) encoder logic circuit and an ECC decoder logic circuit. The ECC decoder logic circuit is to place an additional one or more errors that result from incorrect error correction applied to a read code word into a same block of multiple blocks of the read code word's raw data bit portion where original errors in the read code word existed before the read code word was decoded by the ECC decoder logic circuit.Type: GrantFiled: June 18, 2020Date of Patent: March 7, 2023Assignee: Intel CorporationInventor: Kjersten E. Criss
-
Publication number: 20230049851Abstract: An apparatus is described. The apparatus includes a memory chip. The memory chip has an error correction code (ECC) encoder logic circuit and an ECC decoder logic circuit. The ECC decoder logic circuit is to place an additional one or more errors that result from incorrect error correction applied to a read code word into a same block of multiple blocks of the read code word's raw data bit portion where original errors in the read code word existed before the read code word was decoded by the ECC decoder logic circuit.Type: ApplicationFiled: July 26, 2022Publication date: February 16, 2023Inventor: Kjersten E. CRISS
-
Patent number: 11010304Abstract: A method performed by a memory is described. The method includes sensing first bits from a first activated column associated with a first sub-word line structure simultaneously with the sensing of second bits from a second activated column associated with a second sub-word line structure. The method also includes providing the first bits at a same first bit location within different read words of a burst read sequence and providing the second bits at a same second bit location within the different read words of the burst read sequence.Type: GrantFiled: January 9, 2018Date of Patent: May 18, 2021Assignee: Intel CorporationInventors: Uksong Kang, Kjersten E. Criss, Rajat Agarwal, John B. Halbert
-
Publication number: 20200321979Abstract: An apparatus is described. The apparatus includes a memory chip. The memory chip has an error correction code (ECC) encoder logic circuit and an ECC decoder logic circuit. The ECC decoder logic circuit is to place an additional one or more errors that result from incorrect error correction applied to a read code word into a same block of multiple blocks of the read code word's raw data bit portion where original errors in the read code word existed before the read code word was decoded by the ECC decoder logic circuit.Type: ApplicationFiled: June 18, 2020Publication date: October 8, 2020Inventor: Kjersten E. CRISS
-
Patent number: 10606690Abstract: An apparatus is described. The apparatus includes a memory controller to receive data from a memory device. The memory controller includes error checking logic circuitry. The error checking logic circuitry is to receive an error checking code from the memory device. The error checking code is generated within the memory device from the data. The error checking logic circuitry includes circuitry to generate a second version of the error checking code from the data that was received from the memory device and compare the received error checking code with the second version of the error checking code to understand if the data that was received from the memory controller is corrupted.Type: GrantFiled: September 29, 2017Date of Patent: March 31, 2020Assignee: Intel CorporationInventor: Kjersten E. Criss
-
Patent number: 10572343Abstract: A memory device is configured to provide internal or on-die ECC (error checking and correction or error correction coding). In such a system, the code matrix can be managed as four quadrants of (N/4) bits, with two adjacent quadrants in an (N/2)-bit segment or portion. The N codes of the matrix correspond to the N bits of a data word to be protected by the ECC. The code matrix includes M codes corresponding to the M ECC check bits. The memory device includes internal ECC circuitry to perform ECC in the DRAM device with the ECC bits and code matrix in response to a request to access the data word. The codes in a quadrant steer an aliased bit to a quadrant other than an adjacent quadrant.Type: GrantFiled: January 17, 2018Date of Patent: February 25, 2020Assignee: Intel CorporationInventors: John B. Halbert, Kjersten E. Criss
-
Patent number: 10459809Abstract: A stacked memory chip device is described. The stacked memory chip device includes a plurality of stacked memory chips. The stacked memory chip device includes read/write logic circuitry to service read/write requests for cache lines kept within the plurality of stacked memory chips. The stacked memory chip device includes data protection circuitry to store information to protect substantive data of cache lines in the plurality of stacked memory chips, where, the information is kept in more than one of the plurality of stacked memory chips, and where, any subset of the information that protects respective substantive information of a particular one of the cache lines is not stored in a same memory chip with the respective substantive information.Type: GrantFiled: June 30, 2017Date of Patent: October 29, 2019Assignee: Intel CorporationInventors: Hussein Alameer, Uksong Kang, Kjersten E. Criss, Rajat Agarwal, Wei Wu, John B. Halbert
-
Publication number: 20190102246Abstract: An apparatus is described. The apparatus includes a memory controller to receive data from a memory device. The memory controller includes error checking logic circuitry. The error checking logic circuitry is to receive an error checking code from the memory device. The error checking code is generated within the memory device from the data. The error checking logic circuitry includes circuitry to generate a second version of the error checking code from the data that was received from the memory device and compare the received error checking code with the second version of the error checking code to understand if the data that was received from the memory controller is corrupted.Type: ApplicationFiled: September 29, 2017Publication date: April 4, 2019Inventor: Kjersten E. CRISS
-
Publication number: 20190042358Abstract: Examples include techniques for implementing read and write operations between a memory controller and a memory device. In an embodiment, the memory controller is configured to receive data bits to write to the memory device, to determine, using a memory controller ECC component and the data bits, a plurality of memory controller ECC check bits and one or more parity bits, to append the memory controller ECC check bits and the one or more parity bits to the data bits, and to send the data bits, the memory controller ECC check bits, and the one or more parity bits to the memory device during a write operation. In an embodiment, the memory controller is configured to receive the data bits and the memory controller ECC check bits from the memory device, to check the data bits against the memory controller ECC check bits and correct errors detected, and to return the data bits during a read operation.Type: ApplicationFiled: February 6, 2018Publication date: February 7, 2019Inventors: Kjersten E. CRISS, Wei WU
-
Publication number: 20190042449Abstract: A method performed by a memory is described. The method includes sensing first bits from a first activated column associated with a first sub-word line structure simultaneously with the sensing of second bits from a second activated column associated with a second sub-word line structure. The method also includes providing the first bits at a same first bit location within different read words of a burst read sequence and providing the second bits at a same second bit location within the different read words of the burst read sequence.Type: ApplicationFiled: January 9, 2018Publication date: February 7, 2019Inventors: Uksong KANG, Kjersten E. CRISS, Rajat AGARWAL, John B. HALBERT
-
Publication number: 20190004909Abstract: A stacked memory chip device is described. The stacked memory chip device includes a plurality of stacked memory chips. The stacked memory chip device includes read/write logic circuitry to service read/write requests for cache lines kept within the plurality of stacked memory chips. The stacked memory chip device includes data protection circuitry to store information to protect substantive data of cache lines in the plurality of stacked memory chips, where, the information is kept in more than one of the plurality of stacked memory chips, and where, any subset of the information that protects respective substantive information of a particular one of the cache lines is not stored in a same memory chip with the respective substantive information.Type: ApplicationFiled: June 30, 2017Publication date: January 3, 2019Inventors: Hussein ALAMEER, Uksong KANG, Kjersten E. CRISS, Rajat AGARWAL, Wei WU, John B. HALBERT
-
Publication number: 20180203761Abstract: A memory device is configured to provide internal or on-die ECC (error checking and correction or error correction coding). In such a system, the code matrix can be managed as four quadrants of (N/4) bits, with two adjacent quadrants in an (N/2)-bit segment or portion. The N codes of the matrix correspond to the N bits of a data word to be protected by the ECC. The code matrix includes M codes corresponding to the M ECC check bits. The memory device includes internal ECC circuitry to perform ECC in the DRAM device with the ECC bits and code matrix in response to a request to access the data word. The codes in a quadrant steer an aliased bit to a quadrant other than an adjacent quadrant.Type: ApplicationFiled: January 17, 2018Publication date: July 19, 2018Inventors: John B. HALBERT, Kjersten E. CRISS
-
Publication number: 20180137005Abstract: In a memory system a multichip memory provides data redundancy for error recovery. The multichip memory can be an integrated circuit package with multiple memory dies or memory devices integrated with a common package. The multiple memory dies are coupled in a daisy chain, and can be a vertical stack or in a planar formation. The memory chip or chips at the end of the chain store parity data, and the other devices store data. The multichip memory includes XOR (exclusive OR) logic to compute parity to store in the redundant parity chips.Type: ApplicationFiled: November 15, 2017Publication date: May 17, 2018Inventors: Wei Wu, Uksong Kang, Hussein Alameer, Rajat Agarwal, Kjersten E. Criss, John B. Halbert
-
Patent number: 9817714Abstract: In a system where a memory device performs on-die ECC, the ECC operates on N-bit data words as two (N/2)-bit segments, with a code matrix having a corresponding N codes that can be operated on as a first portion of (N/2) codes and a second portion of (N/2) codes to compute first and second error checks for first and second (N/2)-bit segments of the data word, respectively. In the code matrix, a bitwise XOR of any two codes in the first portion of the code matrix or any two codes in the second portion of the code matrix results in a code that is either not in the code matrix or is in the other portion of the code matrix. Thus, a miscorrected double bit error in one portion causes a bit to be toggled in the other portion instead of creating a triple bit error.Type: GrantFiled: December 26, 2015Date of Patent: November 14, 2017Assignee: Intel CorporationInventors: John B Halbert, Kuljit S Bains, Kjersten E Criss
-
Publication number: 20170063394Abstract: In a system where a memory device performs on-die ECC, the ECC operates on N-bit data words as two (N/2)-bit segments, with a code matrix having a corresponding N codes that can be operated on as a first portion of (N/2) codes and a second portion of (N/2) codes to compute first and second error checks for first and second (N/2)-bit segments of the data word, respectively. In the code matrix, a bitwise XOR of any two codes in the first portion of the code matrix or any two codes in the second portion of the code matrix results in a code that is either not in the code matrix or is in the other portion of the code matrix. Thus, a miscorrected double bit error in one portion causes a bit to be toggled in the other portion instead of creating a triple bit error.Type: ApplicationFiled: December 26, 2015Publication date: March 2, 2017Inventors: John B. Halbert, Kuljit S. Bains, Kjersten E. Criss