Patents by Inventor Ko Kanaya
Ko Kanaya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240421782Abstract: A power amplifier according to the present disclosure includes a transistor; a main line connected to a drain of the transistor; a branch line which branches from the main line and is connected to a drain pad; and a drain bias circuit which is provided on the branch line, wherein the drain bias circuit has a first shunt capacitor which is connected to the branch line and a second shunt capacitor which is connected to the branch line between the first shunt capacitor and the drain pad, the first shunt capacitor is capacitive at an operating frequency of the transistor, the second shunt capacitor is inductive at the operating frequency, and the first shunt capacitor and the second shunt capacitor resonate at the operating frequency.Type: ApplicationFiled: January 25, 2022Publication date: December 19, 2024Applicant: Mitsubishi Electric CorporationInventors: Ko KANAYA, Kazuya YAMAMOTO
-
Publication number: 20240234338Abstract: An input feedthrough (8) and an output feedthrough (9) provided on the substrate (3) are wire-connected to an input pad (5) and an output pad (6) of the semiconductor chip (4) respectively. A metal seal ring (12) is provided on the substrate (3) is electrically connected to the metal plate (1) by a through-hole (15). A conductive cap (14) is bonded to the metal seal ring (12) and covers a place above the semiconductor chip (4). Both ends of an isolation metal wire (13) are electrically connected to the metal plate (1) and a loop comes into contact with a lower surface of the conductive cap (14). The isolation metal wire (13) constitutes an isolation wall partitioning an inner space into a region including the input feedthrough (8) and a region including the output feedthrough (9).Type: ApplicationFiled: October 13, 2021Publication date: July 11, 2024Applicant: Mitsubishi Electric CorporationInventors: Tetsunari SAITO, Seiichi TSUJI, Hiroaki MINAMIDE, Ko KANAYA, Shunichi ABE
-
Publication number: 20240146262Abstract: A power amplifier according to the present disclosure includes an input terminal that receives a high-frequency signal from an outside, an MMIC that receives the high-frequency signal via the input terminal and amplifies the high-frequency signal, an input matching circuit, a transistor that receives, via the input matching circuit, the high-frequency signal amplified by the MMIC and amplifies the high-frequency signal, an output matching circuit, an output terminal that receives a drain voltage of the transistor from the outside, receives, via the output matching circuit, the high-frequency signal amplified by the transistor, and outputs the high-frequency signal to the outside and a drain bias circuit board that connects a drain of the transistor and a drain of the MMIC, wherein the transistor and the MMIC are conjugately matched at impedance smaller than 50 ?.Type: ApplicationFiled: June 30, 2021Publication date: May 2, 2024Applicant: Mitsubishi Electric CorporationInventors: Ko KANAYA, Kazuya YAMAMOTO
-
Publication number: 20230253347Abstract: A semiconductor device (100) according to the present disclosure comprises a semiconductor chip (130) in which are formed a protruding terminal (14) that electrically connects to a transistor (13) and that has a greater cross-sectional area than a bonding wire (4) and a short circuit prevention side wall (15) that is insulating and that covers side surfaces that face the surroundings of the protruding terminal (14). The semiconductor chip (130) is bonded to the upper surface (3) of a metal plate (2) by a conductive bonding material 6. A conductor pattern (34a) that is formed in a circuit board (30) bonded to the upper surface (3) of the metal plate (2) is connected via the bonding wire (4) to the projection-direction end of the protruding terminal (14).Type: ApplicationFiled: October 1, 2020Publication date: August 10, 2023Applicant: Mitsubishi Electric CorporationInventor: Ko KANAYA
-
Patent number: 11031914Abstract: A diode linearizer according to the present invention has parallelly mounting linearizer core units on a RF signal path via capacitors between the RF signal path and a ground, thus does not need a switch using an FET, for example, at a time of selectively operating a plurality of linearizer core units. Moreover, the diode linearizer does not need a capacitor in series for blocking a direct current between RF signal input and output terminals. Thus, a range of a gain which can be compensated by the diode linearizer can be increased. Furthermore, an insertion loss of the RF signal path in a state where the diode linearizer is off can be reduced, and a range of a gain expansion in operation can be increased. The switch is not used, or the number of elements of the capacitors which are needed is small, thus a circuit size is also small.Type: GrantFiled: March 28, 2017Date of Patent: June 8, 2021Assignee: Mitsubishi Electric CorporationInventors: Ko Kanaya, Kazuya Yamamoto
-
Publication number: 20200014339Abstract: A diode linearizer according to the present invention has parallelly mounting linearizer core units on a RF signal path via capacitors between the RF signal path and a ground, thus does not need a switch using an FET, for example, at a time of selectively operating a plurality of linearizer core units. Moreover, the diode linearizer does not need a capacitor in series for blocking a direct current between RF signal input and output terminals. Thus, a range of a gain which can be compensated by the diode linearizer can be increased. Furthermore, an insertion loss of the RF signal path in a state where the diode linearizer is off can be reduced, and a range of a gain expansion in operation can be increased. The switch is not used, or the number of elements of the capacitors which are needed is small, thus a circuit size is also small.Type: ApplicationFiled: March 28, 2017Publication date: January 9, 2020Applicant: Mitsubishi Electric CorporationInventors: Ko KANAYA, Kazuya YAMAMOTO
-
Patent number: 10355130Abstract: A semiconductor device is provided with one or more gate fingers (20) that are provided in an active region on a semiconductor substrate (1), and a source finger (30) and a drain finger (40) that are provided in the active region and arranged alternately to allow each gate finger to be sandwiched between the source and drain fingers. The semiconductor device includes terminal circuit (60) that has inductive impedance at the frequency of a signal input to an input terminal of the one or more gate fingers, and is directly or indirectly connected to the one or more gate fingers at an area being spaced away from a connecting position of the input terminal (21a) of the one or more gate fingers (20).Type: GrantFiled: June 23, 2015Date of Patent: July 16, 2019Assignee: Mitsubishi Electric CorporationInventors: Shohei Imai, Kazuhiro Iyomasa, Koji Yamanaka, Hiroaki Maehara, Ko Kanaya, Tetsuo Kunii, Hideaki Katayama
-
Patent number: 9935589Abstract: A linearizer includes: a branch circuit having an input transmission line connected between an input terminal and a branch point, a first output transmission line connected between the branch point and a first output terminal, and a second output transmission line connected between the branch point and a second output terminal; a diode having an anode connected to the branch point and a cathode; and a bias circuit biasing the diode.Type: GrantFiled: March 4, 2015Date of Patent: April 3, 2018Assignee: Mitsubishi Electric CorporationInventor: Ko Kanaya
-
Publication number: 20180006152Abstract: A semiconductor device is provided with one or more gate fingers (20) that are provided in an active region on a semiconductor substrate (1), and a source finger (30) and a drain finger (40) that are provided in the active region and arranged alternately to allow each gate finger to be sandwiched between the source and drain fingers. The semiconductor device includes terminal circuit (60) that has inductive impedance at the frequency of a signal input to an input terminal of the one or more gate fingers, and is directly or indirectly connected to the one or more gate fingers at an area being spaced away from a connecting position of the input terminal (21a) of the one or more gate fingers (20).Type: ApplicationFiled: June 23, 2015Publication date: January 4, 2018Applicant: Mitsubishi Electric CorporationInventors: Shohei IMAI, Kazuhiro IYOMASA, Koji YAMANAKA, Hiroaki MAEHARA, Ko KANAYA, Tetsuo KUNII, Hideaki KATAYAMA
-
Patent number: 9806039Abstract: In the present invention, in addition to arranging a plurality of amplifying elements in a staggered manner, signal path lengths from an input-side divider to gate pads of the plurality of amplifying elements are equalized, and signal path lengths from drain pads of the plurality of amplifying elements to an output-side combiner are equalized.Type: GrantFiled: January 12, 2016Date of Patent: October 31, 2017Assignee: Mitsubishi Electric CorporationInventors: Naoki Kosaka, Hiroaki Maehara, Ko Kanaya, Miyo Miyashita, Kazuya Yamamoto
-
Publication number: 20160308499Abstract: In the present invention, in addition to arranging a plurality of amplifying elements in a staggered manner, signal path lengths from an input-side divider to gate pads of the plurality of amplifying elements are equalized, and signal path lengths from drain pads of the plurality of amplifying elements to an output-side combiner are equalized.Type: ApplicationFiled: January 12, 2016Publication date: October 20, 2016Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Naoki KOSAKA, Hiroaki MAEHARA, Ko KANAYA, Miyo MIYASHITA, Kazuya YAMAMOTO
-
Patent number: 9467099Abstract: A linearizer includes: an input terminal; an output terminal; a connection point connected between the input terminal and the output terminal; a diode connected to the connection point; a voltage terminal; and a resistor connected between the voltage terminal and the connection point, wherein 0 V is applied to the voltage terminal.Type: GrantFiled: March 6, 2015Date of Patent: October 11, 2016Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Ko Kanaya
-
Patent number: 9203357Abstract: A power amplifier includes a semiconductor substrate including transistor cells, a drain electrode for the transistor cells located on the semiconductor substrate, a drain pad located on the semiconductor substrate and connected to the drain electrode, an ion-implanted resistance located in the semiconductor substrate and extending along and in contact with the drain pad, a floating electrode located on the semiconductor substrate and in contact with the ion-implanted resistance, and an output matching circuit located outside the semiconductor substrate. The power amplifier further includes a wire connecting the drain pad to the output matching circuit.Type: GrantFiled: March 29, 2012Date of Patent: December 1, 2015Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Shinichi Miwa, Yoshihiro Tsukahara, Ko Kanaya, Naoki Kosaka
-
Publication number: 20150340999Abstract: A linearizer includes: an input terminal; an output terminal; a connection point connected between the input terminal and the output terminal; a diode connected to the connection point; a voltage terminal; and a resistor connected between the voltage terminal and the connection point, wherein 0 V is applied to the voltage terminal.Type: ApplicationFiled: March 6, 2015Publication date: November 26, 2015Applicant: Mitsubishi Electric CorporationInventor: Ko KANAYA
-
Publication number: 20150341000Abstract: A linearizer includes: a branch circuit having an input transmission line connected between an input terminal and a branch point, a first output transmission line connected between the branch point and a first output terminal, and a second output transmission line connected between the branch point and a second output terminal; a diode having an anode connected to the branch point and a cathode; and a bias circuit biasing the diode.Type: ApplicationFiled: March 4, 2015Publication date: November 26, 2015Applicant: Mitsubishi Electric CorporationInventor: Ko KANAYA
-
Patent number: 8728866Abstract: A method for manufacturing a semiconductor device comprises: forming a circuit pattern and a first metal film on a first major surface of a body wafer; forming a through-hole penetrating the body wafer from a second major surface of the body wafer and reaching the first metal film; forming a second metal film on a part of the second major surface of the body wafer, on an inner wall of the through-hole, and on the first metal film exposed in the through-hole; forming a recess on a first major surface of a lid wafer; forming a third metal film on the first major surface of the lid wafer including inside the recess of the lid wafer; with the recess facing the circuit pattern, and the first metal film contacting the third metal film, joining the lid wafer to the body wafer; and dicing the joined body wafer and lid wafer along the through-hole.Type: GrantFiled: April 4, 2011Date of Patent: May 20, 2014Assignee: Mitsubishi Electric CorporationInventors: Ko Kanaya, Yoshihiro Tsukahara, Shinsuke Watanabe
-
Publication number: 20140117411Abstract: A monolithic integrated circuit includes: a substrate having a diode region and a transistor region; a first semiconductor layer on the substrate in the diode region and in the transistor region; a second semiconductor layer on the first semiconductor layer in the diode region and in the transistor region; a third semiconductor layer on the second semiconductor layer in the transistor region, but not located in the diode region; a first electrode in the diode region and connected to the first semiconductor layer; a second electrode in the diode region and connected to the second semiconductor layer; and a source electrode, a gate electrode, and a drain electrode which are on the third semiconductor layer.Type: ApplicationFiled: May 31, 2013Publication date: May 1, 2014Inventor: Ko Kanaya
-
Patent number: 8548416Abstract: A two-terminal semiconductor device is formed on a semiconductor substrate. Two wiring patterns are respectively connected to terminals of the semiconductor device, and two electrode pads are respectively connected to the wiring patterns for connecting a signal input/output circuit formed on a separate substrate. Two parallel wiring patterns are respectively connected to the wiring patterns, and two reactance-circuit connection electrode pads are respectively connected to the parallel wiring patterns for electrically connecting a reactance circuit formed on the separate substrate separately from the signal input/output circuit.Type: GrantFiled: November 15, 2007Date of Patent: October 1, 2013Assignee: Mitsubishi Electric CorporationInventors: Takuya Suzuki, Kenji Kawakami, Ko Kanaya, Yoichi Kitamura
-
Patent number: 8440538Abstract: In making an airbridge structure, a second resist layer is applied over a first resist layer. The resist layers are exposed and developed to have a predetermined width W2. A third resist layer is applied. The third resist layer is also exposed and developed to have a predetermined width W3. An airbridge-forming material layer is applied to the layer stack structure consisting of the first, second, and third resist layers, forming an airbridge. The resist layers are removed, completing the manufacture of the airbridge, which has a stepped cross section.Type: GrantFiled: April 19, 2011Date of Patent: May 14, 2013Assignee: Mitsubishi Electric CorporationInventors: Naoki Kosaka, Ko Kanaya, Yoshihiro Tsukahara
-
Publication number: 20130032817Abstract: A power amplifier includes a semiconductor substrate including transistor cells, a drain electrode for the transistor cells located on the semiconductor substrate, a drain pad located on the semiconductor substrate and connected to the drain electrode, an ion-implanted resistance located in the semiconductor substrate and extending along and in contact with the drain pad, a floating electrode located on the semiconductor substrate and in contact with the ion-implanted resistance, and an output matching circuit located outside the semiconductor substrate. The power amplifier further includes a wire connecting the drain pad to the output matching circuit.Type: ApplicationFiled: March 29, 2012Publication date: February 7, 2013Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shinichi MIWA, Yoshihiro TSUKAHARA, Ko KANAYA, Naoki KOSAKA