Patents by Inventor Kochung Lee
Kochung Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240056075Abstract: An electronic device (e.g., a CTLE circuit of a receiver of a data link) includes a current source and two differential transistor groups. The current source is configured to generate a bias current according to a data rate of data carried by a pair of differential input signals. A subset of the two differential transistor groups is configured to be driven by the bias current to generate a pair of differential output signals from the pair of differential input signals. The two differential transistor groups include a first plurality of transistors receiving a first input signal and a second plurality of transistors receiving a second input signal. The first and second input signals form the pair of differential input signals. In some implementations, each transistor is coupled to a biasing circuit including a DC path coupled to an adjustable biasing voltage level for selecting and deselecting the respective transistor.Type: ApplicationFiled: August 10, 2022Publication date: February 15, 2024Inventors: Min She, Kochung Lee
-
Publication number: 20230353158Abstract: This application is directed to frequency controlling in an electronic device that includes a selector, a clock generated, and a controller. The selector selects one of a first reference signal and a second reference signal as an input signal having an input phase. The clock generator receives the input signal and generates a periodic signal, and the periodic signal has an output phase that matches the input phase of the input signal. While the first reference signal is selected as the input signal, the controller identifies a temporal range including a peak instant at which the second reference signal reaches a peak frequency, select a switching instant within the temporal range based on a known temporal position of the peak instant with respect to the temporal range, and control the selector to select the second reference signal as the input signal at the switching instant.Type: ApplicationFiled: November 8, 2022Publication date: November 2, 2023Inventors: Hongquan Wang, Liang Chang, Liang Xu, Kochung Lee
-
Publication number: 20230350451Abstract: This application is directed to frequency controlling in an electronic device (e.g., a retimer of a data link). The electronic device includes a selector, a clock generated, and a controller. The selector selects one of a first reference signal and a second reference signal as an input signal having an input phase. The clock generator receives the input signal and generates a periodic signal with reference to the input signal, and the periodic signal has an output phase that matches the input phase of the input signal. While the first reference signal is selected as the input signal, the controller determines whether the second reference signal is in a temporal range in which the second reference signal reaches a peak frequency and controls the selector to select the second reference signal as the input signal in accordance with a determination that the second reference signal is in the temporal range.Type: ApplicationFiled: April 28, 2022Publication date: November 2, 2023Inventors: YiTing Chen, Cindy Cheng, Hongquan Wang, Liang Chang, Kochung Lee
-
Patent number: 9209818Abstract: A system and method are disclosed for performing on die jitter tolerance testing. A set of clocks are generated based on an input signal. The set of clocks include in an in-phase signal based on the data switching edge of the input signal. Additionally, the set of clocks include an inverted clock phase shifted by 180 degrees, and a pair of clocks phase shifted positively and negatively by a certain number of degrees, ?. Data input is sampled based on the inverted clock and the two phase shifted clocks. The eye opening of the input signal can be determined based on whether each of the inverted clock and the two phase shifted clocks sample the correct data from the input signal at various ? values.Type: GrantFiled: December 30, 2014Date of Patent: December 8, 2015Assignee: Parade Technologies, Ltd.Inventors: Ming Qu, Yuanping Chen, Yuntao Zhu, Quan Yu, Kochung Lee
-
Publication number: 20150109037Abstract: A system and method are disclosed for performing on die jitter tolerance testing. A set of clocks are generated based on an input signal. The set of clocks include in an in-phase signal based on the data switching edge of the input signal. Additionally, the set of clocks include an inverted clock phase shifted by 180 degrees, and a pair of clocks phase shifted positively and negatively by a certain number of degrees, ?. Data input is sampled based on the inverted clock and the two phase shifted clocks. The eye opening of the input signal can be determined based on whether each of the inverted clock and the two phase shifted clocks sample the correct data from the input signal at various ? values.Type: ApplicationFiled: December 30, 2014Publication date: April 23, 2015Inventors: Ming Qu, Yuanping Chen, Yuntao Zhu, Quan Yu, Kochung Lee
-
Patent number: 8982932Abstract: A system and a method for communicating configuration data between a source device and a sink are described. An active buffer receives data from an auxiliary communication channel which communicates data between the source device and the sink device. The active buffer modifies data received from the auxiliary communication channel. For example, the active buffer amplifies the received data or electrically reshapes the received data. The modified data is then transmitted from the active buffer to a destination device. In one embodiment, the auxiliary communication channel is bi-directional and upon receiving data from a first device, the active buffer is modified to permit uni-directional transmission of data from the first device to a second device.Type: GrantFiled: December 22, 2009Date of Patent: March 17, 2015Assignee: Parade Technologies, Ltd.Inventors: Ming Qu, Zhengyu Yuan, Kochung Lee
-
Patent number: 8923375Abstract: A system and method are disclosed for performing on die jitter tolerance testing. A set of clocks are generated based on an input signal. The set of clocks include in an in-phase signal based on the data switching edge of the input signal. Additionally, the set of clocks include an inverted clock phase shifted by 180 degrees, and a pair of clocks phase shifted positively and negatively by a certain number of degrees, ?. Data input is sampled based on the inverted clock and the two phase shifted clocks. The eye opening of the input signal can be determined based on whether each of the inverted clock and the two phase shifted clocks sample the correct data from the input signal at various ? values.Type: GrantFiled: June 29, 2012Date of Patent: December 30, 2014Assignee: Parade Technologies, Inc.Inventors: Ming Qu, Yuanping Chen, Yuntao Zhu, Quan Yu, Kochung Lee
-
Publication number: 20140003480Abstract: A system and method are disclosed for performing on die jitter tolerance testing. A set of clocks are generated based on an input signal. The set of clocks include in an in-phase signal based on the data switching edge of the input signal. Additionally, the set of clocks include an inverted clock phase shifted by 180 degrees, and a pair of clocks phase shifted positively and negatively by a certain number of degrees, ?. Data input is sampled based on the inverted clock and the two phase shifted clocks. The eye opening of the input signal can be determined based on whether each of the inverted clock and the two phase shifted clocks sample the correct data from the input signal at various ? values.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: PARADE TECHNOLOGIES, INC.Inventors: Ming Qu, Yuanping Chen, Yuntao Zhu, Quan Yu, Kochung Lee
-
Patent number: 8610479Abstract: A system and method are disclosed for generating a high accuracy and low power on die reference clock. An LC clock is generated on die and a frequency divider lowers the LC clock frequency to a target reference frequency. An RCO clock is generated on die with an unknown initial frequency. The RCO clock and target reference clock are compared to determine in which direction the frequency of the RCO clock should be adjusted to move closer to the target reference frequency. A signal is sent causing a current source or capacitor in the RCO circuit to be modified. Therefore, the RCO clock frequency is adjusted. The RCO circuit is repeatedly adjusted until the RCO clock frequency is sufficiently accurate. The LC clock is disabled to conserve the power that would have been consumed in generating the LC clock.Type: GrantFiled: October 18, 2011Date of Patent: December 17, 2013Assignee: Parade Technologies, Ltd.Inventors: Kochung Lee, Quan Yu, Yuntao Zhu, Lei Xie, Ming Qu
-
Publication number: 20130093466Abstract: A system and method are disclosed for generating a high accuracy and low power on die reference clock. An LC clock is generated on die and a frequency divider lowers the LC clock frequency to a target reference frequency. An RCO clock is generated on die with an unknown initial frequency. The RCO clock and target reference clock are compared to determine in which direction the frequency of the RCO clock should be adjusted to move closer to the target reference frequency. A signal is sent causing a current source or capacitor in the RCO circuit to be modified. Therefore, the RCO clock frequency is adjusted. The RCO circuit is repeatedly adjusted until the RCO clock frequency is sufficiently accurate. The LC clock is disabled to conserve the power that would have been consumed in generating the LC clock.Type: ApplicationFiled: October 18, 2011Publication date: April 18, 2013Inventors: Kochung Lee, Quan Yu, Yuntao Zhu, Lei Xie, Ming Qu
-
Patent number: 8144625Abstract: A system and a method for exchanging communication data between devices using a bi-directional communication channel are disclosed. A combiner is coupled to a source device via first bi-directional configuration channel and to a sink device via a second bi-directional configuration channel. Upon receiving data from the first bi-directional configuration channel and not receiving data from the second bi-directional configuration channel, the combiner transmits the received data to the sink device using the second bi-directional configuration channel and prevents data transmission from the sink device to the source device using the second bi-directional configuration channel.Type: GrantFiled: December 21, 2009Date of Patent: March 27, 2012Assignee: Parade Technologies, Ltd.Inventors: Ming Qu, Zhengyu Yuan, Kochung Lee
-
Publication number: 20110150055Abstract: A system and a method for communicating configuration data between a source device and a sink are described. An active buffer receives data from an auxiliary communication channel which communicates data between the source device and the sink device. The active buffer modifies data received from the auxiliary communication channel. For example, the active buffer amplifies the received data or electrically reshapes the received data. The modified data is then transmitted from the active buffer to a destination device. In one embodiment, the auxiliary communication channel is bi-directional and upon receiving data from a first device, the active buffer is modified to permit uni-directional transmission of data from the first device to a second device.Type: ApplicationFiled: December 22, 2009Publication date: June 23, 2011Applicant: Parade Technologies, Ltd.Inventors: Ming Qu, Zhengyu Yuan, Kochung Lee
-
Publication number: 20110149796Abstract: A system and a method for exchanging communication data between devices using a bi-directional communication channel are disclosed. A combiner is coupled to a source device via first bi-directional configuration channel and to a sink device via a second bi-directional configuration channel. Upon receiving data from the first bi-directional configuration channel and not receiving data from the second bi-directional configuration channel, the combiner transmits the received data to the sink device using the second bi-directional configuration channel and prevents data transmission from the sink device to the source device using the second bi-directional configuration channel.Type: ApplicationFiled: December 21, 2009Publication date: June 23, 2011Applicant: PARADE TECHNOLOGIES, LTD.Inventors: Ming Qu, Zhengyu Yuan, Kochung Lee
-
Patent number: 7196551Abstract: Systems and methods provide current mode logic buffers and interface circuits. As an example, in accordance with an embodiment of the present invention, a CML buffer is disclosed that receives and/or provides multiple signal pairs having different common mode voltages to operate over a wider common mode voltage range.Type: GrantFiled: May 28, 2004Date of Patent: March 27, 2007Assignee: Lattice Semiconductor CorporationInventor: Kochung Lee
-
Publication number: 20050264321Abstract: Systems and methods provide current mode logic buffers and interface circuits. As an example, in accordance with an embodiment of the present invention, a CML buffer is disclosed that receives and/or provides multiple signal pairs having different common mode voltages to operate over a wider common mode voltage range.Type: ApplicationFiled: May 28, 2004Publication date: December 1, 2005Inventor: Kochung Lee
-
Patent number: 6680625Abstract: High speed CML logic gate systems for providing selected Boolean logic functions. Two halves of a substantially symmetric first system, having a relatively small number (14) of CMOS transistors, are used to generate any of the logic functions AND, NAND, OR and NOR. Two halves of a substantially symmetric second system having another small number (10) of transistors are used to generate any of the logic functions XOR, XNOR and NOT. In either system, the sum of currents passing through certain voltage-controlling gates is substantially constant.Type: GrantFiled: January 31, 2002Date of Patent: January 20, 2004Assignee: Lattice Semiconductor Corp.Inventors: Kochung Lee, Ming Qu, Xueping Jiang, Xiang Zhu
-
Patent number: 6614291Abstract: A signal multiplexer system and a signal latch system for low voltage (Vdd≈1.2 volts) and high speed transitions between states. A dc signal isolation circuit, inserted between a clock signal circuit and a signal input/output circuit, allows use of a two-transistor-layer vertical structure that provides adequate headroom voltage (about 0.3-0.4 volts, or larger) for high speed transistor response.Type: GrantFiled: June 15, 2001Date of Patent: September 2, 2003Assignee: Lattice Semiconductor Corp.Inventors: Ji Zhao, Kochung Lee, Edwin Chan
-
Patent number: 6429692Abstract: A data sampling system, including a data tracking circuit and a data latching circuit, that reduces the likelihood of metastability that arises through competition of the two circuits, where data sampling occurs in a transition time interval. A combined latching and weakened tracking circuit is provided in which the tracking operation cannot change an output signal from the latching operation after the latch resolves a valid logical state.Type: GrantFiled: June 19, 2001Date of Patent: August 6, 2002Assignee: Octillion Communications, Inc.Inventors: Edwin Chan, Kochung Lee, Ji Zhao