Patents by Inventor Koichi Kotera
Koichi Kotera has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8922468Abstract: A semiconductor integrated circuit including a first register which latches display data, a second register which latches the display data of the first register in accordance with a first clock, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage in accordance with the display data of the second register from the plurality of gray scale voltages, and an amplifier including a first transistor and a second transistor. A first terminal of the first transistor and a first terminal of the second transistor are connected to a first voltage line, and the gray scale voltage outputted from the decoder is supplied to one of input terminals of the first transistor and the second transistor in accordance with a control signal. A phase of the control signal is reversed at intervals of two horizontal scanning lines.Type: GrantFiled: January 21, 2014Date of Patent: December 30, 2014Assignees: Japan Display Inc., Panasonic Liquid Crystal Display Co., Ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Publication number: 20140132645Abstract: A semiconductor integrated circuit including a first register which latches display data, a second register which latches the display data of the first register in accordance with a first clock, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage in accordance with the display data of the second register from the plurality of gray scale voltages, and an amplifier including a first transistor and a second transistor. A first terminal of the first transistor and a first terminal of the second transistor are connected to a first voltage line, and the gray scale voltage outputted from the decoder is supplied to one of input terminals of the first transistor and the second transistor in accordance with a control signal. A phase of the control signal is reversed at intervals of two horizontal scanning lines.Type: ApplicationFiled: January 21, 2014Publication date: May 15, 2014Applicants: Panasonic Liquid Crystal Display Co., Ltd., Japan Display Inc.Inventors: Mitsuru GOTO, Hiroshi KATAYANAGI, Yukihide ODE, Yoshiyuki SAITOU, Koichi KOTERA
-
Patent number: 8633882Abstract: A semiconductor integrated circuit including a first register which latches display data, a second register which latches the display data of the first register in accordance with a first clock, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage in accordance with the display data of the second register from the plurality of gray scale voltages, and an amplifier including a first transistor and a second transistor. A first terminal of the first transistor and a first terminal of the second transistor are connected to a first voltage line, and the gray scale voltage outputted from the decoder is supplied to one of input terminals of the first transistor and the second transistor in accordance with a control signal. A phase of the control signal is reversed at intervals of two horizontal scanning lines.Type: GrantFiled: April 9, 2012Date of Patent: January 21, 2014Assignees: Hitachi Displays, Ltd., Panasonic Liquid Crystal Display Co., Ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Publication number: 20120194574Abstract: A semiconductor integrated circuit including a first register which latches display data, a second register which latches the display data of the first register in accordance with a first clock, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage in accordance with the display data of the second register from the plurality of gray scale voltages, and an amplifier including a first transistor and a second transistor. A first terminal of the first transistor and a first terminal of the second transistor are connected to a first voltage line, and the gray scale voltage outputted from the decoder is supplied to one of input terminals of the first transistor and the second transistor in accordance with a control signal. A phase of the control signal is reversed at intervals of two horizontal scanning lines.Type: ApplicationFiled: April 9, 2012Publication date: August 2, 2012Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 8159437Abstract: A semiconductor integrated circuit includes a first register which latches display data, a second register which latches the display data of the first register in accordance with a first clock, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage in accordance with the display data of the second register from the plurality of gray scale voltages, and an amplifier including a first transistor, and a second transistor. A first terminal of the first transistor and a first terminal of the second transistor are connected to a first voltage line, and the gray scale voltage outputted from the decoder is supplied to one of input terminals of the first transistor and the second transistor in accordance with a control signal. A phase of the control signal is reversed at intervals of two frame periods.Type: GrantFiled: July 6, 2011Date of Patent: April 17, 2012Assignees: Hitachi Displays, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Publication number: 20110261092Abstract: A semiconductor integrated circuit includes a first register which latches display data, a second register which latches the display data of the first register in accordance with a first clock, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage in accordance with the display data of the second register from the plurality of gray scale voltages, and an amplifier including a first transistor, and a second transistor. A first terminal of the first transistor and a first terminal of the second transistor are connected to a first voltage line, and the gray scale voltage outputted from the decoder is supplied to one of input terminals of the first transistor and the second transistor in accordance with a control signal. A phase of the control signal is reversed at intervals of two frame periods.Type: ApplicationFiled: July 6, 2011Publication date: October 27, 2011Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 7990355Abstract: A semiconductor integrated circuit includes a first register, a second register, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage, and an amplifier including a first transistor, a second transistor, a third transistor, and a fourth transistor. A first terminal of the first transistor and a first terminal of the second transistors are connected to a first voltage line, a first terminal of the third transistor and a first terminal of the fourth transistor are connected to a second voltage line, a second terminal of the first transistor is connected to a second terminal of the third transistor, and a second terminal of the second transistor is connected to a second terminal of the fourth transistor.Type: GrantFiled: November 3, 2010Date of Patent: August 2, 2011Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 7911142Abstract: Disclosed are an electron emission thin-film with improved secondary electron emission characteristics compared with conventional ones, a plasma display panel including the electron emission thin-film, and their manufacturing methods. Using a vacuum deposition system, a protective layer that is an MgO thin-film is formed on a dielectric layer formed on a front glass substrate. At the time of deposition, angles that lines linking the central point of a target material for the protective layer respectively with the central point and both ends points of the front glass substrate form with the front glass substrate are exclusively in a range of 30 to 80°. This enables at least some of MgO columnar crystals constituting the protective layer to have flat planes that are inclined with respect to the surface of the thin-film.Type: GrantFiled: November 27, 2006Date of Patent: March 22, 2011Assignee: Panasonic CorporationInventors: Koichi Kotera, Yoshinao Ooe, Hiroki Kono, Hiroyosi Tanaka
-
Publication number: 20110043550Abstract: A semiconductor integrated circuit includes a first register, a second register, a gray scale voltage generator which outputs a plurality of gray scale voltages, a decoder which selects a gray scale voltage, and an amplifier including a first transistor, a second transistor, a third transistor, and a fourth transistor. A first terminal of the first transistor and a first terminal of the second transistors are connected to a first voltage line, a first terminal of the third transistor and a first terminal of the fourth transistor are connected to a second voltage line, a second terminal of the first transistor is connected to a second terminal of the third transistor, and a second terminal of the second transistor is connected to a second terminal of the fourth transistor.Type: ApplicationFiled: November 3, 2010Publication date: February 24, 2011Inventors: Mitsuro Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 7830347Abstract: A liquid crystal display device includes drain signal lines, gate signal lines, thin film transistors, and a drain driver. The drain driver includes an amplifier circuit having a switching circuit which switches between a first state and a second state, the first state being a state where a first input terminal of the amplifier circuit is coupled to an inverting input terminal and a second input terminal is coupled to a noninverting input terminal, and the second state being a state where the first input terminal is coupled to the noninverting input terminal and the second input terminal is coupled to the inverting input terminal. The amplifier circuit supplies signal voltages to the thin film transistors via the drain signal lines which are gray scale voltages one of plus and minus offset voltages in a first frame and in a second frame.Type: GrantFiled: September 27, 2007Date of Patent: November 9, 2010Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd., Hitachi Ulsi Systems Co., Ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 7417614Abstract: A liquid crystal display device having a liquid crystal display element having a plurality of pixels. The video signal line driver circuit includes a plurality of amplifiers each of which has a pair of a first input terminal and a second input terminal, and a plurality of pairs of an inverting input terminal and a noninverting input terminal. Each of the plurality of amplifiers has a switching circuit which switches between a first state and a second state, based on a switching control signal supplied with a switching repetition period equal to double a display line repetition period.Type: GrantFiled: April 27, 2004Date of Patent: August 26, 2008Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd., Hitachi Ulsi Systems Co., ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 7348729Abstract: A plasma display panel having excellent electron emission properties and a method of making the same. A plasma display panel is provided with a protective layer having a dense growth of columnar crystals formed on a dielectric layer. A middle layer can be provided for improving orientation of the columnar crystals. A heating step creates seed crystals to increase the width and growth of columnar crystals with a selective orientation and greater diameter. The area of any exposed surfaces on the protective layer becomes smaller and absorption of impurities decreases. A layer of grain crystals or an amorphic crystal layer is initially deposited on the dielectric layer to establish wider area seed crystals of a desired orientation. A vacuum evaporated complimentary protective layer can then be grown with the improved configuration.Type: GrantFiled: August 28, 2001Date of Patent: March 25, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kanako Miyashita, Koichi Kotera, Akira Shiokawa
-
Publication number: 20080024419Abstract: A liquid crystal display device includes drain signal lines, gate signal lines, thin film transistors, and a drain driver. The drain driver includes an amplifier circuit having a switching circuit which switches between a first state and a second state, the first state being a state where a first input terminal of the amplifier circuit is coupled to an inverting input terminal and a second input terminal is coupled to a noninverting input terminal, and the second state being a state where the first input terminal is coupled to the noninverting input terminal and the second input terminal is coupled to the inverting input terminal. The amplifier circuit supplies signal voltages to the thin film transistors via the drain signal lines which are gray scale voltages one of plus and minus offset voltages in a first frame and in a second frame.Type: ApplicationFiled: September 27, 2007Publication date: January 31, 2008Inventors: Mitsuru GOTO, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Patent number: 7235928Abstract: A gas discharge panel capable of high-speed driving at a low drive voltage, while suppressing the occurrence of write errors in a write period, and a manufacturing method for the same. To achieve this, in the gas discharge panel of the present invention, a secondary gas formed from at least one of carbon dioxide, water vapor, oxygen and nitrogen is induced into discharge spaces 30 evacuated until the residual gas pressure is 0.02 mPa or less, and an He—Xe or Ne—Xe rare gas (discharge gas) is induced into discharge spaces 30. The amount of the secondary gas included within discharge spaces 30 when, for example, carbon dioxide is included therein, is suitably set in terms of both a discharge starting voltage and an electron emission ability, so that the partial pressure of the carbon dioxide is in a range of 0.05 mPa to 0.5 mPa inclusive.Type: GrantFiled: May 31, 2002Date of Patent: June 26, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Shiokawa, Koji Akiyama, Tetsuya Imai, Katsutoshi Shindo, Hidetaka Higashino, Koichi Kotera, Kanako Miyashita
-
Publication number: 20070069649Abstract: Disclosed are an electron emission thin-film with improved secondary electron emission characteristics compared with conventional ones, a plasma display panel including the electron emission thin-film, and their manufacturing methods. Using a vacuum deposition system, a protective layer that is an MgO thin-film is formed on a dielectric layer formed on a front glass substrate. At the time of deposition, angles that lines linking the central point of a target material for the protective layer respectively with the central point and both ends points of the front glass substrate form with the front glass substrate are exclusively in a range of 30 to 80°. This enables at least some of MgO columnar crystals constituting the protective layer to have flat planes that are inclined with respect to the surface of the thin-film.Type: ApplicationFiled: November 27, 2006Publication date: March 29, 2007Inventors: Koichi Kotera, Yoshinao Ooe, Hiroki Kono, Hiroyosi Tanaka
-
Patent number: 7161297Abstract: An electron emission thin-film with improved secondary electron emission characteristics compared with conventional ones, a plasma display panel including the electron emission thin-film, and their manufacturing methods. Using a vacuum deposition system, a protective layer that is an MgO thin-film is formed on a dielectric layer formed on a front glass substrate. At the time of deposition, angles that lines linking the central point of a target material for the protective layer respectively with the central point and both ends points of the front glass substrate form with the front glass substrate are exclusively in a range of 30 to 80 °. This enables at least some of MgO columnar crystals constituting the protective layer to have flat planes that are inclined with respect to the surface of the thinfilm.Type: GrantFiled: May 11, 2001Date of Patent: January 9, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Koichi Kotera, Yoshinao Ooe, Hiroki Kono, Hiroyosi Tanaka
-
Publication number: 20040196231Abstract: A liquid crystal display device having a liquid crystal display element having a plurality of pixels. The video signal line driver circuit includes a plurality of amplifiers each of which has a pair of a first input terminal and a second input terminal, and a plurality of pairs of an inverting input terminal and a noninverting input terminal. Each of the plurality of amplifiers has a switching circuit which switches between a first state and a second state, based on a switching control signal supplied with a switching repetition period equal to double a display line repetition period.Type: ApplicationFiled: April 27, 2004Publication date: October 7, 2004Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera
-
Publication number: 20040150337Abstract: A gas discharge panel capable of high-speed driving at a low drive voltage, while suppressing the occurrence of write errors in a write period, and a manufacturing method for the same. To achieve this, in the gas discharge panel of the present invention, a secondary gas formed from at least one of carbon dioxide, water vapor, oxygen and nitrogen is induced into discharge spaces 30 evacuated until the residual gas pressure is 0.02 mPa or less, and an He—Xe or Ne—Xe rare gas (discharge gas) is induced into discharge spaces 30. The amount of the secondary gas included within discharge spaces 30 when, for example, carbon dioxide is included therein, is suitably set in terms of both a discharge starting voltage and an electron emission ability, so that the partial pressure of the carbon dioxide is in a range of 0.05 mPa to 0.5 mPa inclusive.Type: ApplicationFiled: April 5, 2004Publication date: August 5, 2004Inventors: Akira Shiokawa, Koji Akiyama, Tetsuya Imai, Katsutoshi Shindo, Hidetaka Higashino, Koichi Kotera, Kanako Miyashita
-
Patent number: 6761608Abstract: A PDP does not suffer from dielectric breakdown even though a dielectric layer is thin, with the problems of conventional PDPs, such as cracks appearing in the glass substrates during the production of the PDP being avoided. To do so, the surface of silver electrodes of the PDP is coated with a 0.1-10 &mgr;m layer of a metallic oxide, on whose surface OH groups exist, such as ZnO, ZrO2, MgO, TiO2, Al2O3, and Cr2O3. The metallic oxide layer is then coated with the dielectric layer. It is preferable to form the metallic oxide layer with the CVD method. The surface of a metallic electrode can be coated with a metallic oxide, which is then coated with a dielectric layer. The dielectric layer can be made of a metallic oxide with a vacuum process method or the plasma thermal spraying method. The dielectric layer formed on electrodes with the CVD method is remarkably thin and flawless.Type: GrantFiled: September 26, 2001Date of Patent: July 13, 2004Assignee: Matsushita Electric Industrial Co. Ltd.Inventors: Hiroyoshi Tanaka, Ryuichi Murai, Hideaki Yasui, Yoshiki Sasaki, Akira Shiokawa, Masatoshi Kudoh, Koichi Kotera, Masaki Aoki, Mitsuhiro Ohtani, Shigeo Suzuki, Kinzou Nonomura
-
Patent number: 6731263Abstract: Each video signal driver circuit in a liquid crystal display device includes a first amplifier circuit with a first output terminal and first and second input terminals; a second amplifier circuit with a second output terminal and third and fourth input terminals; a first connecting circuit switchable between a first connection wherein an output voltage from the first output terminal is input to the first input terminal as a reference voltage, and a second connection wherein the output voltage from the first output terminal is input to the second input terminal as a reference voltage; and a second connecting circuit switchable between a third connection wherein an output voltage from the second output terminal is input to the third input terminal as a reference voltage, and a fourth connection wherein the output voltage from the second output terminal is input to the fourth input terminal as a reference voltage.Type: GrantFiled: May 14, 2002Date of Patent: May 4, 2004Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Mitsuru Goto, Hiroshi Katayanagi, Yukihide Ode, Yoshiyuki Saitou, Koichi Kotera