Patents by Inventor Koichi SHIRAHATA

Koichi SHIRAHATA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11625517
    Abstract: An information processing method includes executing a first process of performing a non-linear analysis by iterating a linear analysis, and executing a second process of predicting a residual threshold to be used for determination of convergence of the linear analysis by a prediction model, based on a residual transition and calculation time for each iteration of the linear analysis obtained for each residual threshold using a plurality of experimental values by the first process. The information processing method further includes performing passage of data between the first process and the second process through an inter-process communication using a shared memory set in a memory.
    Type: Grant
    Filed: July 14, 2020
    Date of Patent: April 11, 2023
    Assignee: FUJITSU LIMITED
    Inventors: Koichi Shirahata, Amir Haderbache, Yasumoto Tomita
  • Patent number: 11615106
    Abstract: A non-transitory computer-readable storage medium storing a program that causes a processor to execute a process. The process includes selecting a section from among a plurality of sections, performing on an input data group the time-series analysis from a top section to the section when each of a plurality of approximation application degrees is set in the section, based on a result of the performing, for each of the plurality of approximation application degrees is set, calculating an error and an index value for a result of the time-series analysis when an approximation calculation is not applied, the index value indicating a degree of speed-up, storing an approximation application degree in which the error falls within a range, and the index value obtained when the error falls within the range, and executing the time-series analysis on an another input data group by applying a combination of the approximation application degrees.
    Type: Grant
    Filed: April 13, 2021
    Date of Patent: March 28, 2023
    Assignee: FUJITSU LIMITED
    Inventor: Koichi Shirahata
  • Patent number: 11610135
    Abstract: An information processing method includes: deciding a timing when transfer to a memory is completed in a total time that is a sum of a calculation time at one or plurality of second layers at which calculation is carried out earlier than a first layer regarding a timing when data relating to calculation of the first layer is stored in the memory based on a calculation time estimated in advance regarding each of one layer or a given number of layers in a plurality of layers included in a neural network and a time of transfer of data relating to calculation of each of the one layer or the given number of layers to the memory; and storing the data relating to calculation of the first layer in the memory based on the decided timing in sequentially carrying out calculation of each layer of the neural network.
    Type: Grant
    Filed: November 18, 2019
    Date of Patent: March 21, 2023
    Assignee: FUJITSU LIMITED
    Inventor: Koichi Shirahata
  • Publication number: 20230011312
    Abstract: An information processing apparatus stores mesh data including a plurality of nodes and a plurality of edges and boundary condition data indicating force applied to an object represented by the mesh data. The information processing apparatus calculates a stiffness matrix including a plurality of stiffness values corresponding to the plurality of edges and a force vector including a plurality of force values corresponding to the plurality of nodes. The information processing apparatus generates feature data from the stiffness matrix and the force vector. The information processing apparatus infers a plurality of displacement amounts corresponding to the plurality of nodes by performing a convolutional operation on the feature data in accordance with a connection relationship of the plurality of nodes.
    Type: Application
    Filed: April 11, 2022
    Publication date: January 12, 2023
    Applicant: FUJITSU LIMITED
    Inventors: AMIR HADERBACHE, Koichi SHIRAHATA
  • Publication number: 20220414461
    Abstract: A non-transitory computer-readable recording medium stores therein an inference program that causes a computer to execute a process including inferring, by inputting new input data to an approximate model that is obtained by conducting practice by using training data in which a relationship between input data and output data of a numerical simulation is defined, output data that is associated with the new input data, determining whether or not accuracy of an inference result obtained from the approximate model satisfies a condition, correcting the inference result when the accuracy of the inference result obtained from the approximate model does not satisfy the condition, and outputting the corrected inference result.
    Type: Application
    Filed: March 17, 2022
    Publication date: December 29, 2022
    Applicant: FUJITSU LIMITED
    Inventor: Koichi SHIRAHATA
  • Patent number: 11513851
    Abstract: A scheduler includes circuitry configured to, based on similarity between execution time and power consumption information of jobs executed in a system, classifies jobs into groups, construct respective time series prediction models for the groups using a power waveform included in each of the groups as teacher data, predict a power waveform at an interval including a first time from each of the constructed time series prediction models, compare a power waveform at an interval including a first time of a job in execution for which power is to be predicted with the predicted power waveform of each of the groups to identify a similar time series prediction model, based on the identified time series prediction model, predict power consumption at a predetermined interval including a second time for the job for which power is to be predicted, and control job execution based on the predicted power consumption.
    Type: Grant
    Filed: March 4, 2020
    Date of Patent: November 29, 2022
    Assignee: FUJITSU LIMITED
    Inventors: Takashi Shiraishi, Shigeto Suzuki, Koichi Shirahata
  • Patent number: 11475284
    Abstract: An information processing apparatus includes a processor including a first operation circuit that executes a product-sum operation, a second operation circuit that executes a certain operation, and a resister. The processor executes a first operation including the certain operation in a first layer in a neural network. The processor executes the first operation by a second method of calculating the certain operation by the second operation circuit, in a case where second operation time necessary for the first operation when the certain operation is executed by the second operation circuit is less than memory transfer time. Or the processor executes the first operation by a first method of calculating the certain operation by an approximate calculation by the first operation circuit, in a case where first operation time necessary for the first operation when executed by the first method is less than the memory transfer time.
    Type: Grant
    Filed: December 11, 2019
    Date of Patent: October 18, 2022
    Assignee: FUJITSU LIMITED
    Inventors: Koichi Shirahata, Takashi Arakawa, Katsuhiro Yoda, Makiko Ito, Yasumoto Tomita
  • Publication number: 20220318591
    Abstract: A memory stores a first trained model for determining features of mesh data, which includes a plurality of nodes and a plurality of edges connecting them, by removing some of the edges from the mesh data. A processor generates, from second mesh data, first mesh data having a smaller number of edges than the second mesh data by use of the first trained model. The processor generates, by running a simulation using the first mesh data, first simulation result data that indicates a physical quantity of an object represented by the first mesh data. The processor infers, from the first mesh data and the first simulation result data and by use of a second trained model, second simulation result data that would be obtained by running the simulation using the second mesh data.
    Type: Application
    Filed: December 14, 2021
    Publication date: October 6, 2022
    Applicant: FUJITSU LIMITED
    Inventors: AMIR HADERBACHE, Koichi SHIRAHATA
  • Publication number: 20220277222
    Abstract: A non-transitory computer-readable storage medium storing a machine learning program that causes at least one computer to execute a process, the process includes, training a machine learning model by using a backpropagation process; skipping reading a first mini-batch in a first epoch among a plurality of mini-batches that are created by dividing training data.
    Type: Application
    Filed: November 9, 2021
    Publication date: September 1, 2022
    Applicant: FUJITSU LIMITED
    Inventors: Koichi SHIRAHATA, Masahiro Miwa
  • Patent number: 11392475
    Abstract: A non-transitory computer-readable recording medium has stored therein a program that causes a computer to execute a process including: dividing a time from a start to an end of execution of a first job into a plurality of time periods, the time being represented in first power consumption information; calculating a cycle of a time-series variation of power consumption within each time period; generating, for each of the plurality of time periods, a prediction model for predicting power consumption of a predetermined future time; acquiring second power consumption information that is an actual measurement value of power consumption according to an elapsed time from a start of execution of a second job that is being executed; and predicting future power consumption of the second job, using the prediction model generated for a time period including the elapsed time from the start of execution of the second job to a present.
    Type: Grant
    Filed: January 24, 2020
    Date of Patent: July 19, 2022
    Assignee: FUJITSU LIMITED
    Inventors: Shigeto Suzuki, Michiko Shiraga, Koichi Shirahata, Hiroshi Endo, Hiroyuki Fukuda, Takuji Yamamoto
  • Publication number: 20220067246
    Abstract: A processor acquires mesh data representing a shape of an object with a plurality of nodes and result data representing a physical amount of the object, the physical amount having been calculated based on the mesh data. The processor calculates a first feature amount representing a feature of a positional relationship of the plurality of nodes by performing a topological data analysis on the plurality of nodes included in the mesh data. The processor predicts a physical amount calculated from the shape of the object represented with more nodes than the nodes of the mesh data by entering the first feature amount and a second feature amount based on the physical amount represented by the result data to a learned model.
    Type: Application
    Filed: May 21, 2021
    Publication date: March 3, 2022
    Applicant: FUJITSU LIMITED
    Inventors: AMIR HADERBACHE, Koichi SHIRAHATA
  • Publication number: 20210382891
    Abstract: A non-transitory computer-readable storage medium storing a program that causes a processor to execute a process. The process includes selecting a section from among a plurality of sections, performing on an input data group the time-series analysis from a top section to the section when each of a plurality of approximation application degrees is set in the section, based on a result of the performing, for each of the plurality of approximation application degrees is set, calculating an error and an index value for a result of the time-series analysis when an approximation calculation is not applied, the index value indicating a degree of speed-up, storing an approximation application degree in which the error falls within a range, and the index value obtained when the error falls within the range, and executing the time-series analysis on an another input data group by applying a combination of the approximation application degrees.
    Type: Application
    Filed: April 13, 2021
    Publication date: December 9, 2021
    Applicant: FUJITSU LIMITED
    Inventor: Koichi SHIRAHATA
  • Patent number: 11080812
    Abstract: An image recognition apparatus includes a processor including a plurality of arithmetic units; and a memory storing a plurality of data elements, each corresponding to one of candidate regions detected in an image and indicating a location and an evaluation value of the corresponding candidate region. The processor sorts the data elements by calculating in parallel, in reference to evaluation values, indexes each indicating a position of a corresponding one of the data elements in a sorted ordering and transferring in parallel, after the calculation of the indexes, the data elements based on the indexes. The processor selects part of the candidate regions based on the sorted ordering of the data elements.
    Type: Grant
    Filed: August 19, 2019
    Date of Patent: August 3, 2021
    Assignee: FUJITSU LIMITED
    Inventors: Takuya Fukagai, Kyosuke Maeda, Koichi Shirahata, Yasumoto Tomita
  • Patent number: 11003990
    Abstract: An information processing device includes: a processor that executes a process, the process including: controlling a recognition process that performs, with respect to input neuron data, a hierarchical neural network operation including a weighting operation using a parameter and that holds the neuron data and the parameter of each layer of the neural network in each of memory areas; and performing, in a learning process of learning the parameter of each layer of the neural network from an error that is obtained from a recognition result, regarding the layer in which the neuron data and the parameter are held in the memory areas, control of calculating an error of the neuron data after calculating an error of the parameter.
    Type: Grant
    Filed: October 2, 2017
    Date of Patent: May 11, 2021
    Assignee: FUJITSU LIMITED
    Inventor: Koichi Shirahata
  • Publication number: 20210027004
    Abstract: An information processing method includes executing a first process of performing a non-linear analysis by iterating a linear analysis, and executing a second process of predicting a residual threshold to be used for determination of convergence of the linear analysis by a prediction model, based on a residual transition and calculation time for each iteration of the linear analysis obtained for each residual threshold using a plurality of experimental values by the first process. The information processing method further includes performing passage of data between the first process and the second process through an inter-process communication using a shared memory set in a memory.
    Type: Application
    Filed: July 14, 2020
    Publication date: January 28, 2021
    Applicant: FUJITSU LIMITED
    Inventors: Koichi SHIRAHATA, AMIR HADERBACHE, YASUMOTO TOMITA
  • Publication number: 20200310874
    Abstract: A scheduler includes circuitry configured to, based on similarity between execution time and power consumption information of jobs executed in a system, classifies jobs into groups, construct respective time series prediction models for the groups using a power waveform included in each of the groups as teacher data, predict a power waveform at an interval including a first time from each of the constructed time series prediction models, compare a power waveform at an interval including a first time of a job in execution for which power is to be predicted with the predicted power waveform of each of the groups to identify a similar time series prediction model, based on the identified time series prediction model, predict power consumption at a predetermined interval including a second time for the job for which power is to be predicted, and control job execution based on the predicted power consumption.
    Type: Application
    Filed: March 4, 2020
    Publication date: October 1, 2020
    Applicant: FUJITSU LIMITED
    Inventors: Takashi Shiraishi, Shigeto SUZUKI, Koichi SHIRAHATA
  • Publication number: 20200257605
    Abstract: A non-transitory computer-readable recording medium has stored therein a program that causes a computer to execute a process including: dividing a time from a start to an end of execution of a first job into a plurality of time periods, the time being represented in first power consumption information; calculating a cycle of a time-series variation of power consumption within each time period; generating, for each of the plurality of time periods, a prediction model for predicting power consumption of a predetermined future time; acquiring second power consumption information that is an actual measurement value of power consumption according to an elapsed time from a start of execution of a second job that is being executed; and predicting future power consumption of the second job, using the prediction model generated for a time period including the elapsed time from the start of execution of the second job to a present.
    Type: Application
    Filed: January 24, 2020
    Publication date: August 13, 2020
    Applicant: FUJITSU LIMITED
    Inventors: Shigeto SUZUKI, Michiko SHIRAGA, Koichi SHIRAHATA, Hiroshi ENDO, Hiroyuki FUKUDA, Takuji YAMAMOTO
  • Publication number: 20200202222
    Abstract: An information processing method includes: deciding a timing when transfer to a memory is completed in a total time that is a sum of a calculation time at one or plurality of second layers at which calculation is carried out earlier than a first layer regarding a timing when data relating to calculation of the first layer is stored in the memory based on a calculation time estimated in advance regarding each of one layer or a given number of layers in a plurality of layers included in a neural network and a time of transfer of data relating to calculation of each of the one layer or the given number of layers to the memory; and storing the data relating to calculation of the first layer in the memory based on the decided timing in sequentially carrying out calculation of each layer of the neural network.
    Type: Application
    Filed: November 18, 2019
    Publication date: June 25, 2020
    Applicant: FUJITSU LIMITED
    Inventor: Koichi SHIRAHATA
  • Publication number: 20200202201
    Abstract: An information processing apparatus includes a processor including a first operation circuit that executes a product-sum operation, a second operation circuit that executes a certain operation, and a resister. The processor executes a first operation including the certain operation in a first layer in a neural network. The processor executes the first operation by a second method of calculating the certain operation by the second operation circuit, in a case where second operation time necessary for the first operation when the certain operation is executed by the second operation circuit is less than memory transfer time. Or the processor executes the first operation by a first method of calculating the certain operation by an approximate calculation by the first operation circuit, in a case where first operation time necessary for the first operation when executed by the first method is less than the memory transfer time.
    Type: Application
    Filed: December 11, 2019
    Publication date: June 25, 2020
    Applicant: FUJITSU LIMITED
    Inventors: Koichi SHIRAHATA, Takashi Arakawa, Katsuhiro Yoda, MAKIKO ITO, YASUMOTO TOMITA
  • Publication number: 20200074690
    Abstract: An image recognition apparatus includes a processor including a plurality of arithmetic units; and a memory storing a plurality of data elements, each corresponding to one of candidate regions detected in an image and indicating a location and an evaluation value of the corresponding candidate region. The processor sorts the data elements by calculating in parallel, in reference to evaluation values, indexes each indicating a position of a corresponding one of the data elements in a sorted ordering and transferring in parallel, after the calculation of the indexes, the data elements based on the indexes. The processor selects part of the candidate regions based on the sorted ordering of the data elements.
    Type: Application
    Filed: August 19, 2019
    Publication date: March 5, 2020
    Applicant: FUJITSU LIMITED
    Inventors: Takuya Fukagai, Kyosuke MAEDA, Koichi SHIRAHATA, YASUMOTO TOMITA