Patents by Inventor Koichiro Omoda
Koichiro Omoda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5867679Abstract: A parallel computer system includes a plurality of processors, each of which is placed in data communication with an interconnecting network. Pairs of a data signal and a data identification code, predetermined for the data signal, are received by each processor and stored in a memory. Structure is provided for reading a data signal belonging to one of the pairs having a data identification code designated by a data readout instruction.Type: GrantFiled: January 30, 1991Date of Patent: February 2, 1999Assignee: Hitachi, Ltd.Inventors: Teruo Tanaka, Naoki Hamanaka, Koichiro Omoda, Shigeo Nagashima, Akira Muramatsu, Ikuo Yoshihara, Kazuo Nakao, Junji Nakagoshi, Kazuo Ojima
-
Patent number: 5465380Abstract: A parallel processor system which includes a plurality of processors each for executing at least one of a plurality of mutually associated programs and a transfer circuit. The transfer circuit is connected to the processors, and is provided for transferring the data outputted from any one of the programs during execution of one program by any one of the processors to other processors to which a receiving program is allotted. The transfer operation is performed in response to a program identification code outputted during execution of the one program by one processor to identify the receiving program.Type: GrantFiled: April 4, 1994Date of Patent: November 7, 1995Assignee: Hitachi, Ltd.Inventors: Naoki Hamanaka, Teruo Tanaka, Koichiro Omoda, Shigeo Nagashima
-
Patent number: 5301322Abstract: A parallel processor system includes a transfer circuit and a plurality of processors each of which executes at least one of a plurality of mutually associated programs. The transfer circuit transfers data from a sending program allotted to one processor to a receiving program allotted to another processor by identifying the other processor and the receiving program based on a job number and within-job process number outputted by the sending program.Type: GrantFiled: July 10, 1992Date of Patent: April 5, 1994Assignee: Hitachi, Ltd.Inventors: Naoki Hamanaka, Teruo Tanaka, Koichiro Omoda, Shigeo Nagashima
-
Patent number: 5295252Abstract: A plurality of data banks operable independently from each other is controlled by a control circuit so that a set of received data signals are written into respective storage locations predetermined for respective data signals within respective data banks predetermined for respective data signals, wherein respective storage locations and respective data banks for respective received data signals are predetermined depending upon the arrival numbers of respective received data signals and a predetermined bank order, so that respective storage locations for two data signals received one after another belong to different data banks arranged according to the bank order. The data banks are controlled by the control circuit so that a set of data signals are read out according to the order of receipt of the set of data signals and from a timing before completion of the writing of the set under a condition that each data bank performs only one of write and read operations during a clock period.Type: GrantFiled: January 13, 1989Date of Patent: March 15, 1994Assignee: Hitachi, Ltd.Inventors: Shunichi Torii, Shigeo Nagashima, Koichiro Omoda
-
Patent number: 5113390Abstract: A computer system having a plurality of processors assigned first and second address portions are connected to a plurality of switch circuits. A first group transfer networks are connected to a corresponding first group of the plurality of switch circuits. Each of the transfer networks concurrently transfer data among the switch circuits. The switch circuits are provided to processors of a first kind arranged in a plurality of processor groups. The processor groups of the first kind include processors with different values for first address portions and the same value for second address portions. Additional transfer networks, processors and switches functioning in a similar manner are provided to expand the above system. In another embodiment of the present invention a data transfer network is provided having a plurality of processors for data transfer.Type: GrantFiled: April 10, 1990Date of Patent: May 12, 1992Inventors: Takehisa Hayashi, Koichiro Omoda, Teruo Tanaka, Naoki Hamanaka, Shigeo Nagashima
-
Patent number: 5086498Abstract: In a multiprocessor digital computer system ID data, coupled with data for which inter-processor communication is desired, is communicated from one processor and held temporarily with data in a receiver buffer (associative memory) in a receiving processor. This ID is divided into main ID data MK and sub ID data SK. Main ID data MK is used for searching data from a receive buffer. The sub ID data SK are used as an ID of the data in the receive processor.Type: GrantFiled: January 10, 1988Date of Patent: February 4, 1992Assignee: Hitachi, Ltd.Inventors: Teruo Tanaka, Naoki Hamanaka, Junji Nakagoshi, Koichiro Omoda, Shigeo Nagashima
-
Patent number: 5010477Abstract: A parallel processor system having a plurality of processor elements includes transfer information generation circuit for generating transfer information by adding to vector data a data identifier for the vector data and a destination processor element number, transmission circuit for sending the transfer information to a data communication path, receive circuit for holding the transfer information sent from the data communication path, and vector register for continuously reading related element data from the receive circuit based on the data identifiers generated by the transfer information generation circuit.Type: GrantFiled: October 15, 1987Date of Patent: April 23, 1991Assignee: Hitachi, Ltd.Inventors: Koichiro Omoda, Teruo Tanaka, Junji Nakagoshi, Naoki Hamanaka, Shigeo Nagashima
-
Patent number: 4985827Abstract: A computer comprising a circuit for writing a group of ordered data elements onto the main storage; a circuit for reading said group of data from the main storage; and a circuit which is connected to the writing circuit and to the reading circuit, and which ensures the sequence of main storage references between said writing circuit and said reading circuit such that said reading circuit will not read the data elements that have not yet been written by said writing circuit among said group of data elements.Type: GrantFiled: July 29, 1988Date of Patent: January 15, 1991Assignee: Hitachi, Ltd.Inventors: Naoki Hamanaka, Teruo Tanaka, Koichiro Omoda, Shigeo Nagashima, Junji Nakagoshi, Kazuo Ojima
-
Patent number: 4910667Abstract: In a vector processor having vector registers, a vector buffer storage for temporarily storing vector data is arranged closer to the vector registers than to a main storage, and a vector buffer storage control including an identification storage for storing identification information of the vector data stored at storage locations of the buffer storage and a check circuit for checking if the vector data identification information is in the identificatgion storage is provided.Type: GrantFiled: April 22, 1988Date of Patent: March 20, 1990Assignee: Hitachi, Ltd.Inventors: Teruo Tanaka, Koichiro Omoda, Yasuhiro Inagami, Takayuki Nakagawa, Mamoru Sugie, Shigeo Nagashima
-
Patent number: 4899273Abstract: A computer implemented logic simulation method, for inspecting logical operations of large scale logic circuits, computes a variation of an output of at least one latch in a clock synchronized logic circuit. The clock-synchronized logic circuit contains a combination logic circuit and a plurality of logic gates. Each of the logic gates have at least one input signal and several other inputs connected to clocking signal sources of different phases. The latch is activated by the rise or fall of the clock signals for holding the output from the combination logic circuit. The method thus implements sampling instants of the output for ascertaining the logical operations of the large scale circuits.Type: GrantFiled: December 10, 1986Date of Patent: February 6, 1990Assignee: Hitachi, Ltd.Inventors: Koichiro Omoda, Shunsuke Miyamoto, Takayuki Nakagawa, Yoshio Takamine, Shigeo Nagashima, Masayuki Miyoshi, Yoshiharu Kazama, Yoshiaki Kinoshita
-
Patent number: 4825361Abstract: A vector processor having a vector register made up of elements of l.sub.2 -byte size for storing vector data made up of a plurality of elements read out from a main storage which has a plurality of storage areas and is capable of reading out data of l.sub.1 -byte size beginning from a specified address bound, and adapted to write vector data with an element size of m (l.sub.1 /m is an integer and l.sub.2 is larger or equal to m) into the vector register sequentially, read-out vector data from the vector register for computation by an arithmetic unit, and write the computational result into the vector register, wherein the processor writes elements of vector data read out from the main storage into separatte, specified locations of the vector register in an order required for subsequent operations.Type: GrantFiled: March 2, 1987Date of Patent: April 25, 1989Assignee: Hitachi, Ltd.Inventors: Koichiro Omoda, Shunichi Torii, Shigeo Nagashima, Yasuhiro Inagami, Takayuki Nakagawa
-
Patent number: 4809161Abstract: A plurality of data bands operable independently from each other is controlled by a control circuit so that a set of received data signals are written into respective storage locations predetermined for respective data signals within respective data banks predetermined for respective data signals, wherein respective storage locations and respective data banks for respective received data signals are predetermined depending upon the arrival numbers of respective received data signals and a predetermined bank order, so that respective storage locations for two data signals received one after another belong to different data banks arranged according to the bank order. The data banks are controlled by the control circuit so that a set of data signals are read out according to the order of receipt of the set of data signals and from a timing before completion of the writing of the set under a condition that each data bank performs only one of write and read operations during a clock period.Type: GrantFiled: November 18, 1985Date of Patent: February 28, 1989Inventors: Shunichi Torii, Shigeo Nagashima, Koichiro Omoda
-
Patent number: 4792893Abstract: A vector logical operation apparatus includes first and second registers respectively for sequentially receiving first and second sets of vector elements which first and second sets of vector elements are supplied in pairs on the same sequential clock periods; third register; a plurality of first gates connected to the first and third registers each for performing a first bitwise logical operation on bit signals partly provided from the first register and the third register; a plurality of second gates connected to the second register and the first gates in a bitwise manner each for performing a second bitwise logical operation on bit signals provided from the second register and the first gates; a feed back circuit connected to the plurality of second gates for supplying the outputs of the second gates to the third register; and control circuit connected to the third register for ordering the third register to receive an applied initial data signal on or before supply of a pair of the first vector element ofType: GrantFiled: October 1, 1985Date of Patent: December 20, 1988Assignee: Hitachi, Ltd.Inventors: Takayuki Nakagawa, Koichiro Omoda
-
Patent number: 4782441Abstract: In a processor such as a vector processor in which a plurality of data are processed by one instruction and a plurality of instructions are parallely processed, apparatus is provided for storing, during an interruption of the program currently being executed, the instructions being executed in the conceptual order of appearance in the program of the instruction being executed, and the sequential count of the sets of data processed. The stored information is used to restart the execution of the interrupted program at the appropriate point.Type: GrantFiled: June 10, 1986Date of Patent: November 1, 1988Assignee: Hitachi, Ltd.Inventors: Yasuhiro Inagami, Shigeo Nagashima, Koichiro Omoda, Takayuki Nakagawa, Teruo Tanaka
-
Patent number: 4773006Abstract: In a vector processor for performing an operation on first and second vectors for each vector element, an operation code is set for each vector element of at least one of the first and second vectors to designate the type of an operation to be executed on the vector element, and the operation is carried out on the first and second vectors for each vector element based on the operation code.Type: GrantFiled: December 24, 1985Date of Patent: September 20, 1988Assignee: Hitachi, Ltd.Inventors: Yoshiaki Kinoshita, Yoshiharu Kazama, Shunsuke Miyamoto, Koichiro Omoda, Takayuki Nakagawa
-
Patent number: 4768146Abstract: A unit operative in concurrence with a vector processing for beforehand sequentially generating page addresses containing vector data to be referred to thereafter and a unit for achieving a processing to determine whether or not a page fault occurs in a page in an address translation and responsive to an occurrence of a page fault in a page for executing processing to beforehand transfer the page to a main storage are provided. Even if a vector element existing in the page becomes necessary in the vector processing after the operation described above, another paging processing is not necessary because the page exists in the main storage.Type: GrantFiled: May 5, 1986Date of Patent: August 30, 1988Assignee: Hitachi, Ltd.Inventors: Shigeo Nagashima, Koichiro Omoda, Yasuhiro Inagami
-
Patent number: 4758975Abstract: A data processor for latching in a floating point register floating point data having exponent parts of fixed and variable lengths, which are transferred from a main storage or an arithmetic unit as they are, but are not converted to another data expression type. When the data of the two representation types are to be input for computations from the floating point register or storage to the arithmetic unit, there is provided circuitry for controlling the data to be computed after that data has been converted into data having an exponent part of fixed length representation, in the arithmetic case of data having an exponent part of the variable length representation, and data to be computed without any data conversion in the arithmetic case of data having an exponent part of the fixed length representation. By thus controlling the two computations discriminatively, it is possible to realize the processing time periods matching the respective data widths.Type: GrantFiled: December 11, 1985Date of Patent: July 19, 1988Assignee: Hitachi, Ltd.Inventors: Koichiro Omoda, Mitsuru Nagasaka
-
Patent number: 4734850Abstract: A data processing system having a plurality of FIFO memories and a plurality of ALUs and in which a FIFO memory may be selected to receive a set of data signals from an ALU and at the same time to be selected to provide a set of data signals to another ALU, with the result that the selected FIFO memory performs read and write operations concurrently and intermittently. Also, a set of data signals held by one of the FIFO memories may be transferred to a selected ALU for effecting a logical or arithmetic operation thereon, and the data signals representing the result of the logical or arithmetic operation thereon, and the data signals representing the result of the logical or arithmetic operation by the selected ALU may be transferred to another FIFO memory.Type: GrantFiled: February 17, 1984Date of Patent: March 29, 1988Assignee: Hitachi, Ltd.Inventors: Shunichi Torii, Shigeo Nagashima, Koichiro Omoda
-
Patent number: 4712175Abstract: A data processing apparatus comprises a plurality of sub-systems each including at least one arithmetic unit, a plurality of registers, a first selector for receiving vector data and selectively outputting the input data to the registers, and a second selector for receiving the vector data from the registers and selectively outputting the input data to a plurality of output lines. The data output of the arithmetic unit in each sub-system is supplied to the first selector in the same sub-system and the first selector in another sub-system, and the arithmetic unit in each sub-system receives the output data from the second selector in the same sub-system. The data output from the second selector in at least one sub-system is supplied to a main storage unit, and the data output from the main storage unit is supplied to the first selector in at least one sub-system.Type: GrantFiled: July 24, 1984Date of Patent: December 8, 1987Assignee: Hitachi, Ltd.Inventors: Shunichi Torii, Shigeo Nagashima, Koichiro Omoda
-
Patent number: 4680730Abstract: In a storage control apparatus only vector elements indicated as write data by a corresponding mask information among the vector elements stored in a storage device are stored to the pertinent memory locations of a desired vector register in the vector processor based on the mask information which indicates whether or not the write operation is required (for example, "1" indicates that the write operation is necessary and "0" indicates that the write operation is unnecessary). When the mask information indicates that the write operation is not required, the storage control apparatus controls operations to prevent the memory bank of the main storage from being set to the busy state, thereby eliminating the memory bank conflict which should not take place in accordance with the intrinsic system characteristics.Type: GrantFiled: July 9, 1984Date of Patent: July 14, 1987Assignee: Hitachi, Ltd.Inventors: Koichiro Omoda, Shigeo Nagashima