Patents by Inventor Koji Hirairi
Koji Hirairi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9081518Abstract: Disclosed herein is an information processor including: a processing section adapted to perform a predetermined process on a data signal output in synchronism with one of positive and negative edges of a clock signal and output an execution result thereof; a holding section adapted to hold the execution result in synchronism with the other of the positive and negative edges; a timing determination section adapted to determine whether a grace period lasting until the execution result is held by the holding section meets a setup time of the holding section; a clock control section adapted, if it is determined that the grace period does not meet the setup time, to control at least the timing of either the positive or negative edge in such a manner that the grace period meets the setup time; and a clock generation section adapted to generate the clock signal according to the controlled timing.Type: GrantFiled: December 13, 2012Date of Patent: July 14, 2015Assignee: Sony CorporationInventor: Koji Hirairi
-
Patent number: 8874978Abstract: An information processing apparatus includes a first parity production section for producing a first error detection code for detecting an error of data. A second parity production section produces a second error detection code for detecting an error of the data from the first error detection code. A first parity checking section detects an error of the retained data as a first error using the retained first error detection code. A second parity checking section detects an error of the retained data as a second error using the retained second error detection code. A control amount outputting section outputs, when an occurrence rate of a first error is equal to or lower than a first threshold value, a control amount for controlling a power supply voltage or a frequency using a second threshold value as a target value for an occurrence rate of a second error.Type: GrantFiled: March 9, 2012Date of Patent: October 28, 2014Assignee: Sony CorporationInventor: Koji Hirairi
-
Patent number: 8648650Abstract: Disclosed herein is an integrated circuit including: a timing signal distribution circuit configured to distribute a timing signal that indicates predetermined timing; a synchronous operation circuit configured to operate in synchronization with the distributed timing signal; a logic circuit configured to perform predetermined logical operation based on an operation result of the synchronous operation circuit; and a power supply section configured to supply a voltage lower than a timing signal distribution circuit drive voltage to drive the timing signal distribution circuit as a logic circuit drive voltage to the logic circuit.Type: GrantFiled: August 10, 2012Date of Patent: February 11, 2014Assignee: Sony CorporationInventor: Koji Hirairi
-
Patent number: 8570086Abstract: Disclosed herein are a delay latch circuit and a delay flip-flop circuit arranged to inhibit the increase in power consumption while preventing malfunction under low voltage conditions. An internal signal output circuit outputs as an internal signal an inverted signal of a data signal starting from an internal transparency start timing until an internal transparency end timing. From the internal transparency end timing until the internal transparency start timing, the internal signal output circuit outputs a fixed value signal as the internal signal. A transistor delays the output internal signal over a time period which ranges from a hold instruction delay timing to the issuance of a data transparency instruction and which includes the internal transparency end timing therebetween.Type: GrantFiled: December 12, 2011Date of Patent: October 29, 2013Assignee: Sony CorporationInventor: Koji Hirairi
-
Publication number: 20130063206Abstract: Disclosed herein is an integrated circuit including: a timing signal distribution circuit configured to distribute a timing signal that indicates predetermined timing; a synchronous operation circuit configured to operate in synchronization with the distributed timing signal; a logic circuit configured to perform predetermined logical operation based on an operation result of the synchronous operation circuit; and a power supply section configured to supply a voltage lower than a timing signal distribution circuit drive voltage to drive the timing signal distribution circuit as a logic circuit drive voltage to the logic circuit.Type: ApplicationFiled: August 10, 2012Publication date: March 14, 2013Applicant: Sony CorporationInventor: Koji Hirairi
-
Publication number: 20120254676Abstract: An information processing apparatus includes a first parity production section for producing a first error detection code for detecting an error of data. A second parity production section produces a second error detection code for detecting an error of the data from the first error detection code. A first parity checking section detects an error of the retained data as a first error using the retained first error detection code. A second parity checking section detects an error of the retained data as a second error using the retained second error detection code. A control amount outputting section outputs, when an occurrence rate of a first error is equal to or lower than a first threshold value, a control amount for controlling a power supply voltage or a frequency using a second threshold value as a target value for an occurrence rate of a second error.Type: ApplicationFiled: March 9, 2012Publication date: October 4, 2012Applicant: Sony CorporationInventor: Koji Hirairi
-
Publication number: 20120194246Abstract: Disclosed herein are a delay latch circuit and a delay flip-flop circuit arranged to inhibit the increase in power consumption while preventing malfunction under low voltage conditions. An internal signal output circuit outputs as an internal signal an inverted signal of a data signal starting from an internal transparency start timing until an internal transparency end timing. From the internal transparency end timing until the internal transparency start timing, the internal signal output circuit outputs a fixed value signal as the internal signal. A transistor delays the output internal signal over a time period which ranges from a hold instruction delay timing to the issuance of a data transparency instruction and which includes the internal transparency end timing therebetween.Type: ApplicationFiled: December 12, 2011Publication date: August 2, 2012Applicant: Sony CorporationInventor: Koji Hirairi
-
Patent number: 7926023Abstract: Methods and apparatus are provided for: monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit; detecting whether a processing error has occurred in a given one of the sub-processing units; re-allocating all of the processor tasks of the given sub-processing unit to one or more participating sub-processing units, including other sub-processing units associated with the main processing unit, based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and at least one of: (i) shutting down, and (ii) re-booting the given sub-processing unit.Type: GrantFiled: December 6, 2007Date of Patent: April 12, 2011Assignee: Sony Computer Entertainment Inc.Inventors: Yasukichi Okawa, Daisuke Hiraoka, Koji Hirairi, Tatsuya Koyama
-
Patent number: 7904499Abstract: Methods and apparatus provide for a carry generation tree for a carry look-ahead binary adder, which includes N stages of operators, reducers, and/or repeaters, wherein: a first of the stages receives binary outputs from a series of binary adders; a last of the stages produces a carry out signal representing the carry state of the series of binary adders; and any operator in a given stage does not receive signals from more than one operator in a preceding stage.Type: GrantFiled: April 16, 2007Date of Patent: March 8, 2011Assignee: Sony Computer Entertainment Inc.Inventor: Koji Hirairi
-
Patent number: 7840629Abstract: Methods and apparatus for converting a radix 2 multiplier to respective groups of radix 4 encoded bits representing numbers of the group consisting of ?2, ?1, 0, 1, 2, wherein the set of encoded bits includes: a first bit that is true when the associated number is 2, a second bit that is true when the associated number is ?2, a third bit that is true when the associated number is either negative or zero, and a fourth bit that is true when the associated number has an absolute value of 1.Type: GrantFiled: August 24, 2006Date of Patent: November 23, 2010Assignee: Sony Computer Entertainment Inc.Inventor: Koji Hirairi
-
Patent number: 7730456Abstract: Methods and apparatus are provided for: monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit; detecting whether a processing error has occurred in a given one of the sub-processing units; re-allocating all of the processor tasks of the given sub-processing unit to one or more participating sub-processing units, including other sub-processing units associated with the main processing unit, based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and at least one of: (i) shutting down, and (ii) re-booting the given sub-processing unit.Type: GrantFiled: May 19, 2004Date of Patent: June 1, 2010Assignee: Sony Computer Entertainment Inc.Inventors: Yasukichi Okawa, Daisuke Hiraoka, Koji Hirairi, Tatsuya Koyama
-
Patent number: 7720902Abstract: Methods and apparatus provide for accumulating bit streams from four partial products and producing a carry-save output pair, including: producing the save, S, portion of the carry-save output pair, in accordance with the following Boolean expression: S=d3 XOR ((d0 XOR d1) XOR (d2 XOR Cin)), wherein d0, d1, d2, d3 are the bit streams from the four partial products, and Cin is a carry in bit stream receivable from an adjacent compression circuit of an overall partial product reduction array.Type: GrantFiled: August 24, 2006Date of Patent: May 18, 2010Assignee: Sony Corporation Entertainment Inc.Inventor: Koji Hirairi
-
Publication number: 20080256164Abstract: Methods and apparatus provide for a carry generation tree for a carry look-ahead binary adder, which includes N stages of operators, reducers, and/or repeaters, wherein: a first of the stages receives binary outputs from a series of binary adders; a last of the stages produces a carry out signal representing the carry state of the series of binary adders; and any operator in a given stage does not receive signals from more than one operator in a preceding stage.Type: ApplicationFiled: April 16, 2007Publication date: October 16, 2008Applicant: Sony Computer Entertainment Inc.Inventor: Koji Hirairi
-
Publication number: 20080098260Abstract: Methods and apparatus are provided for: monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit; detecting whether a processing error has occurred in a given one of the sub-processing units; re-allocating all of the processor tasks of the given sub-processing unit to one or more participating sub-processing units, including other sub-processing units associated with the main processing unit, based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and at least one of: (i) shutting down, and (ii) re-booting the given sub-processing unit.Type: ApplicationFiled: December 6, 2007Publication date: April 24, 2008Applicant: Sony Computer Entertainment Inc.Inventors: Yasukichi Okawa, Daisuke Hiraoka, Koji Hirairi, Tatsuya Koyama
-
Publication number: 20070244943Abstract: Methods and apparatus provide for accumulating bit streams from four partial products and producing a carry-save output pair, including: producing the save, S, portion of the carry-save output pair, in accordance with the following Boolean expression: S=d3 XOR ((d0 XOR d1) XOR (d2 XOR Cin)), wherein d0, d1, d2, d3 are the bit streams from the four partial products, and Cin is a carry in bit stream receivable from an adjacent compression circuit of an overall partial product reduction array.Type: ApplicationFiled: August 24, 2006Publication date: October 18, 2007Applicant: Sony Computer Entertainment Inc.Inventor: Koji Hirairi
-
Publication number: 20070203962Abstract: Methods and apparatus for converting a radix 2 multiplier to respective groups of radix 4 encoded bits representing numbers of the group consisting of ?2, ?1, 0, 1, 2, wherein the set of encoded bits includes: a first bit that is true when the associated number is 2, a second bit that is true when the associated number is ?2, a third bit that is true when the associated number is either negative or zero, and a fourth bit that is true when the associated number has an absolute value of 1.Type: ApplicationFiled: August 24, 2006Publication date: August 30, 2007Applicant: Sony Computer Entertainment Inc.Inventor: Koji Hirairi
-
Publication number: 20050273652Abstract: Methods and apparatus are provided for: monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit; detecting whether a processing error has occurred in a given one of the sub-processing units; re-allocating all of the processor tasks of the given sub-processing unit to one or more participating sub-processing units, including other sub-processing units associated with the main processing unit, based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and at least one of: (i) shutting down, and (ii) re-booting the given sub-processing unit.Type: ApplicationFiled: May 19, 2004Publication date: December 8, 2005Applicant: Sony Computer Entertainment Inc.Inventors: Yasukichi Okawa, Daisuke Hiraoka, Koji Hirairi, Tatsuya Koyama
-
Publication number: 20050228967Abstract: Methods and apparatus for monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit; re-allocating at least some of the tasks based on their associated processor loads such that at least one of the sub-processing units is not scheduled to perform any tasks; and commanding the sub-processing units that are not scheduled to perform any tasks into a low power consumption state.Type: ApplicationFiled: March 16, 2004Publication date: October 13, 2005Applicant: Sony Computer Entertainment Inc.Inventor: Koji Hirairi
-
Patent number: 6625633Abstract: A high radix divider capable of reducing the size of the circuit of a quotient/remainder judgement unit in a radix 2k restoring division divider for finding a quotient k number of bits at a time, comparing multiples B, 2B, and 3B of a divisor B with a remainder R in parallel in two-input comparators and a three-input comparator and performing radix 4 division by finding a quotient 2 bits at a time. At this time, using a three-input comparator 313 in the comparison of 3B=(B+2B)≦R to realize comparison without the addition (B+2B), also, finding a new remainder Re in a three-input adder/subtractor for the simultaneous complex addition/subtraction R−(x+y) by a single ripple carry.Type: GrantFiled: June 1, 2000Date of Patent: September 23, 2003Assignee: Sony CorporationInventor: Koji Hirairi
-
Patent number: 6496041Abstract: A logic cell capable of realizing a high speed logic operation without using a pipeline register and capable of realizing a simplification of the circuit structure and a lowering of the power consumption, and a logic circuit using the same, wherein an input register converts an input data to a two-wire code synchronous to a clock signal and supplies the same to a logic cell array, each logic cell of the logic cell array performs a predetermined logic operation, when an output code of a monitor cell changes to a valid logic code, an early completion detection signal output from a NOR gate becomes “L”, the input register is reset in accordance with this, and the output becomes a blank code, the blank code is propagated by the logic cell array, and when the output of the monitor cell changes to the blank code, the output of the NOR gate becomes “H”, the reset is released, and the input register supplies the input data to the logic cell array.Type: GrantFiled: January 30, 2001Date of Patent: December 17, 2002Assignee: Sony CorporationInventor: Koji Hirairi