Patents by Inventor Konrad Wagensohner

Konrad Wagensohner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11139365
    Abstract: An integrated circuit comprising: a source comprising an output port; a set of serially-connected resistors electrically coupled to the output port of the source; a comparator comprising a first input port, a second input port, and an output port; a set of switches, each switch in the set of switches comprising a first terminal electrically coupled to the first input port of the comparator, and a second terminal electrically coupled to the set of serially-connected resistors; a current source comprising an output port electrically coupled to the second input port of the comparator; and a pin electrically coupled to the output port of the current source.
    Type: Grant
    Filed: May 9, 2018
    Date of Patent: October 5, 2021
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Michael Uwe Schlenker, Stefan Herzer, Konrad Wagensohner
  • Publication number: 20200091813
    Abstract: Apparatus and systems and articles of manufacture are disclosed to provide adaptive leakage compensation for powertrains. An example apparatus comprising a first current path including a first transistor and a second transistor; a second current path including a third transistor and a fourth transistor; and a current mirror including a fifth transistor and a sixth transistor, wherein a first ratio exists between the first transistor and the third transistor, a second ratio exists between the second transistor and the fourth transistor, and a third ratio exists between the fifth transistor and the sixth transistor, the third ratio greater than or equal to the second ratio, the second ratio greater than or equal to the first ratio.
    Type: Application
    Filed: September 23, 2019
    Publication date: March 19, 2020
    Inventors: Markus Georg Rommel, Konrad Wagensohner, Rebecca Grancaric, Michael Uwe Schlenker
  • Publication number: 20190348492
    Abstract: An integrated circuit comprising: a source comprising an output port; a set of serially-connected resistors electrically coupled to the output port of the source; a comparator comprising a first input port, a second input port, and an output port; a set of switches, each switch in the set of switches comprising a first terminal electrically coupled to the first input port of the comparator, and a second terminal electrically coupled to the set of serially-connected resistors; a current source comprising an output port electrically coupled to the second input port of the comparator; and a pin electrically coupled to the output port of the current source.
    Type: Application
    Filed: May 9, 2018
    Publication date: November 14, 2019
    Inventors: Michael Uwe SCHLENKER, Stefan HERZER, Konrad WAGENSOHNER
  • Patent number: 10461629
    Abstract: Apparatus and systems and articles of manufacture are disclosed to provide adaptive leakage compensation for powertrains. An example apparatus comprising a first current path including a first transistor and a second transistor; a second current path including a third transistor and a fourth transistor; and a current mirror including a fifth transistor and a sixth transistor, wherein a first ratio exists between the first transistor and the third transistor, a second ratio exists between the second transistor and the fourth transistor, and a third ratio exists between the fifth transistor and the sixth transistor, the third ratio greater than or equal to the second ratio, the second ratio greater than or equal to the first ratio.
    Type: Grant
    Filed: September 12, 2018
    Date of Patent: October 29, 2019
    Assignee: Texas Instruments Incorporated
    Inventors: Markus Georg Rommel, Konrad Wagensohner, Rebecca Grancaric, Michael Uwe Schlenker
  • Publication number: 20190260361
    Abstract: A circuit includes a first pair of transistors coupled in series between a supply voltage node and an output node and a second pair of transistors coupled in series between the output node and a ground node. The circuit further includes a first diode-connected transistor coupled between a first node between the first pair of transistors and the output node, and a second diode-connected transistor coupled between a second node between the second pair of transistors and the output node.
    Type: Application
    Filed: February 14, 2019
    Publication date: August 22, 2019
    Inventors: Markus Georg ROMMEL, Konrad WAGENSOHNER
  • Publication number: 20190260283
    Abstract: Apparatus and systems and articles of manufacture are disclosed to provide adaptive leakage compensation for powertrains. An example apparatus comprising a first current path including a first transistor and a second transistor; a second current path including a third transistor and a fourth transistor; and a current mirror including a fifth transistor and a sixth transistor, wherein a first ratio exists between the first transistor and the third transistor, a second ratio exists between the second transistor and the fourth transistor, and a third ratio exists between the fifth transistor and the sixth transistor, the third ratio greater than or equal to the second ratio, the second ratio greater than or equal to the first ratio.
    Type: Application
    Filed: September 12, 2018
    Publication date: August 22, 2019
    Inventors: Markus Georg Rommel, Konrad Wagensohner, Rebecca Grancaric, Michael Uwe Schlenker
  • Patent number: 8928299
    Abstract: A low power DC-DC converter includes a converter stage coupled to an input node, and having a low side switch and a rectifier switch. A peak current detector senses a current at the low side switch and a zero current detector senses a current at the rectifier switch. It is configured to set the low side switch to a non-conductive state and the rectifier switch to a conductive state if the peak current detector detects a predetermined peak current. It is configured to set the rectifier switch to a non-conductive state if the zero current detector detects zero current at the rectifier switch. A time interval between subsequent current peaks is triggered by a charge comparator receiving an average current fed to the low side and rectifier switches from the input node and a reference current coupled to the charge comparator by a reference current source.
    Type: Grant
    Filed: May 25, 2012
    Date of Patent: January 6, 2015
    Assignee: Texas Instruments Deutschland GmbH
    Inventors: Markus Matzberger, Konrad Wagensohner, Erich Bayer
  • Publication number: 20130314067
    Abstract: A low power DC-DC converter includes a converter stage coupled to an input node, and having a low side switch and a rectifier switch. A peak current detector senses a current at the low side switch and a zero current detector senses a current at the rectifier switch. It is configured to set the low side switch to a non-conductive state and the rectifier switch to a conductive state if the peak current detector detects a predetermined peak current. It is configured to set the rectifier switch to a non-conductive state if the zero current detector detects zero current at the rectifier switch. A time interval between subsequent current peaks is triggered by a charge comparator receiving an average current fed to the low side and rectifier switches from the input node and a reference current coupled to the charge comparator by a reference current source.
    Type: Application
    Filed: May 25, 2012
    Publication date: November 28, 2013
    Applicant: Texas Instruments Deutschland GmbH
    Inventors: Markus Matzberger, Konrad Wagensohner, Erich Bayer
  • Patent number: 8436601
    Abstract: A DC-DC converter has high-side power and low-side power transistors connected in series between supply terminals, an inductor connected between the power transistors and an output terminal. A comparator compares the output voltage with a reference voltage. A detector detects when inductor current approaches zero. A timer is configured to determine a minimum ON time of the high-side power transistor optimized for a particular value inductor. A current detector detects current flow in the back-gate diode of the low-side power transistor. timer is configured to determine an overriding ON time in response to the back-gate current detector. Logic provides control signals to gate power transistors in response to the comparator and the longer one of the minimum ON time and the overriding ON time. The minimum ON time for the high-side power transistor is adjusted in response to the actual inductance of the inductor.
    Type: Grant
    Filed: February 15, 2011
    Date of Patent: May 7, 2013
    Assignee: Texas Instruments Deutschland GmbH
    Inventors: Gerhard Thiele, Konrad Wagensohner, Josy Bernard
  • Publication number: 20110204860
    Abstract: A DC-DC converter has high-side power and low-side power transistors connected in series between supply terminals, an inductor connected between the power transistors and an output terminal. A comparator compares the output voltage with a reference voltage. A detector detects when inductor current approaches zero. A timer is configured to determine a minimum ON time of the high-side power transistor optimized for a particular value inductor. A current detector detects current flow in the back-gate diode of the low-side power transistor. timer is configured to determine an overriding ON time in response to the back-gate current detector. Logic provides control signals to gate power transistors in response to the comparator and the longer one of the minimum ON time and the overriding ON time. The minimum ON time for the high-side power transistor is adjusted in response to the actual inductance of the inductor.
    Type: Application
    Filed: February 15, 2011
    Publication date: August 25, 2011
    Applicant: Texas Instruments Deutschland GmbH
    Inventors: Gerhard Thiele, Konrad Wagensohner, Josy Bernard
  • Publication number: 20100165686
    Abstract: A rectifier circuit for use in an energy harvesting application in which mechanical energy is converted into electrical energy by using an AC generator using an active rectifier bridge with a pair of input terminals adapted to be connected to an output of the AC generator and a pair of output terminals, an inductor connected across the output terminals of the active rectifier bridge and a storage capacitor. A pair of output switches selectively connects the storage capacitor across the inductor. A controller controls the active rectifier bridge and the pair of output switches such that in successive switching cycles within any half wave of AC input voltage from the output of the AC generator the inductor is first loaded by current from the output of the AC generator and then discharged into the storage capacitor.
    Type: Application
    Filed: December 21, 2009
    Publication date: July 1, 2010
    Applicant: Texas Instruments Deutschland GmbH
    Inventors: Markus Matzberger, Konrad Wagensohner, Erich-Johann Bayer
  • Patent number: 7474234
    Abstract: A serial interface circuit for a single logic input pin of an electronic system, comprising a decoder for converting a pulse width modulated input signal applied to the pin to a sequence of logic low and logic high values. The decoder comprises an up/down counter with a count input connected to a clock source, an edge detection circuit detecting rising and falling edges of the input signal. The edge detection circuit is connected to the up/down counter to start up counting from a reset value upon detection of an edge in a first direction and to start down counting from a current count upon detection of an edge in a second direction. The decoder further comprises a bit value deciding circuit that delivers a first logic value when the count of the up/down counter is above the reset value on detection of an edge in the second direction and delivers a second logic value when the count of the up/down counter is at or below the reset value on detection of an edge in the second direction.
    Type: Grant
    Filed: October 22, 2007
    Date of Patent: January 6, 2009
    Assignee: Texas Instruments Deutschland GmbH
    Inventors: Konrad Wagensohner, Anton Winkler, Markus Matzberger
  • Publication number: 20080136457
    Abstract: A serial interface circuit for a single logic input pin of an electronic system, comprising a decoder for converting a pulse width modulated input signal applied to the pin to a sequence of logic low and logic high values. The decoder comprises an up/down counter with a count input connected to a clock source, an edge detection circuit detecting rising and falling edges of the input signal. The edge detection circuit is connected to the up/down counter to start up counting from a reset value upon detection of an edge in a first direction and to start down counting from a current count upon detection of an edge in a second direction. The decoder further comprises a bit value deciding circuit that delivers a first logic value when the count of the up/down counter is above the reset value on detection of an edge in the second direction and delivers a second logic value when the count of the up/down counter is at or below the reset value on detection of an edge in the second direction.
    Type: Application
    Filed: October 22, 2007
    Publication date: June 12, 2008
    Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBH
    Inventors: Konrad Wagensohner, Anton Winkler, Markus Matzberger
  • Patent number: 6683380
    Abstract: An integrated circuit device (10) with a bonding surface (12) directly over its active circuitry, and a method of making such integrated circuits (FIGS. 2A-2E). To make the bonding surface (12), a wafer (20) is provided with vias (24) to its metallization layer (21) and then coated with a seed metal layer (25). A plating pattern (26) is formed on the wafer (20), exposing portions of the seed metal layer (25) and blocking the rest of the seed metal layer (25). These exposed portions are plated with successive metal layers (27, 28, 29), thereby forming a bonding surface (12) having a number of layered stacks (200) that fill the vias (24). The plating pattern and the nonplated portions of the seed metal layer (25) are then removed.
    Type: Grant
    Filed: July 10, 2002
    Date of Patent: January 27, 2004
    Assignee: Texas Instruments Incorporated
    Inventors: Taylor R. Efland, Donald C. Abbott, Walter Bucksch, Marco Corsi, Chi-Cheong Shen, John P. Erdeljac, Louis N. Hutter, Quang X. Mai, Konrad Wagensohner, Charles E. Williams, Milton L. Buschbom
  • Publication number: 20030036256
    Abstract: An integrated circuit device (10) with a bonding surface (12) directly over its active circuitry, and a method of making such integrated circuits (FIGS. 2A-2E). To make the bonding surface (12), a wafer (20) is provided with vias (24) to its metallization layer (21) and then coated with a seed metal layer (25). A plating pattern (26) is formed on the wafer (20), exposing portions of the seed metal layer (25) and blocking the rest of the seed metal layer (25). These exposed portions are plated with successive metal layers (27, 28, 29), thereby forming a bonding surface (12) having a number of layered stacks (200) that fill the vias (24). The plating pattern and the nonplated portions of the seed metal layer (25) are then removed.
    Type: Application
    Filed: July 10, 2002
    Publication date: February 20, 2003
    Inventors: Taylor R. Efland, Donald C. Abbott, Walter Bucksch, Marco Corsi, Chi-Cheong Shen, John P. Erdeljac, Louis N. Hutter, Quang X. Mai, Konrad Wagensohner, Charles E. Williams, Milton L. Buschbom
  • Patent number: 6144100
    Abstract: An integrated circuit device (10) with a bonding surface (12) directly over its active circuitry, and a method of making such integrated circuits (FIGS. 2A 2E). To make the bonding surface (12), a wafer (20) is provided with vias (24) to its metallization layer (21) and then coated with a seed metal layer (25). A plating pattern (26) is formed on the wafer (20), exposing portions of the seed metal layer (25) and blocking the rest of the seed metal layer (25). These exposed portions are plated with successive metal layers (27, 28, 29), thereby forming a bonding surface (12) having a number of layered stacks (200) that fill the vias (24). The plating pattern and the nonplated portions of the seed metal layer (25) are then removed.
    Type: Grant
    Filed: October 28, 1997
    Date of Patent: November 7, 2000
    Assignee: Texas Instruments Incorporated
    Inventors: Chi-Cheong Shen, Donald C. Abbott, Walter Bucksch, Marco Corsi, Taylor Rice Efland, John P. Erdeljac, Louis Nicholas Hutter, Quang Mai, Konrad Wagensohner, Charles Edward Williams
  • Patent number: 5841297
    Abstract: A circuit arrangement 10 for driving an MOS field-effect transistor QO allocated to the supply circuit KO of an electrical load R.sub.L contains a charging circuit K1 and a discharging circuit K2, which can be alternatively connected to the MOS field-effect transistor QO. A sensing circuit K3 supplies the measuring signal S.sub.M typical of gate-source voltage U.sub.GS of the MOS field-effect transistor QO, via which the internal resistance of the charging or discharging circuit K1, K2 and/or a current I.sub.a impressed upon these circuits K1, K2, in the sense of a positive feedback, is controlled, in such a way that the resulting time constant, according to which the input capacitance of the MOS field-effect, transistor QO is charged or discharged, becomes smaller during the transition of the MOS field-effect transistor QO from the off state to the conductive state and larger during the transition from the conductive to the off-state.
    Type: Grant
    Filed: July 25, 1996
    Date of Patent: November 24, 1998
    Assignee: Texas Instruments Deutschland GmbH
    Inventors: Erich Bayer, Konrad Wagensohner
  • Patent number: 5408141
    Abstract: An integrated power device comprises a power transistor (26) and a plurality of sense transistors (38), (40), (42), (44), and (46). Sense transistors (38), (40), (42), and (44) are constructed around the periphery of the active area occupied by power transistor (26). Sense transistor (46) is located within the interior of the active area occupied by power transistor (26) and contact is made to the necessary source region (64) of transistor (46) using a second level of metal interconnect to form a source contact (74).
    Type: Grant
    Filed: January 4, 1993
    Date of Patent: April 18, 1995
    Assignee: Texas Instruments Incorporated
    Inventors: Joseph A. Devore, Ross E. Teggatz, Konrad Wagensohner