Patents by Inventor Kouji Eguchi
Kouji Eguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11387372Abstract: A semiconductor device includes; a schottky diode; a semiconductor substrate that includes a first surface and a second surface opposite to the first surface; a schottky electrode that is placed on the first surface and schottky-contacts to the semiconductor substrate; a first electrode placed on the schottky electrode; and a second electrode that is placed on the second surface and is connected to the semiconductor substrate. The schottky electrode is made of a metal material that is a columnar crystal; and a content of carbon on the schottky electrode is less than 6×1019 cm?3 in at least a part of an area of the schottky electrode.Type: GrantFiled: July 15, 2020Date of Patent: July 12, 2022Assignee: DENSO CORPORATIONInventors: Kouji Eguchi, Teruaki Kumazawa, Yusuke Yamashita
-
Publication number: 20210020788Abstract: A semiconductor device includes; a schottky diode; a semiconductor substrate that includes a first surface and a second surface opposite to the first surface; a schottky electrode that is placed on the first surface and schottky-contacts to the semiconductor substrate; a first electrode placed on the schottky electrode; and a second electrode that is placed on the second surface and is connected to the semiconductor substrate. The schottky electrode is made of a metal material that is a columnar crystal; and a content of carbon on the schottky electrode is less than 6×1019 cm?3 in at least a part of an area of the schottky electrode.Type: ApplicationFiled: July 15, 2020Publication date: January 21, 2021Inventors: Kouji EGUCHI, Teruaki KUMAZAWA, Yusuke YAMASHITA
-
Patent number: 10026663Abstract: A semiconductor device manufacturing method is provided. In a semiconductor wafer prepared, the width of a dicing line is larger than a cut region to be diced with a dicing blade, a first chip forming region and a second chip forming region are adjacent and have the dicing line therebetween, some of the pads are formed on a first chip forming region side, and the remaining pads are formed on a second chip forming region side. The semiconductor wafer is diced with the dicing blade in such manner that, when the some of the pads are diced, a part of the dicing blade on the second chip forming region side does not abut the some of the pads, and, when the remaining pads are diced, a part of the dicing blade on the first one chip forming region side does not abut the remaining pads.Type: GrantFiled: November 13, 2015Date of Patent: July 17, 2018Assignee: DENSO CORPORATIONInventors: Kouji Eguchi, Takashi Nakano
-
Patent number: 9799612Abstract: A semiconductor device includes a substrate, a laminated wiring layer unit, a nitride film disposed on the laminated wiring layer unit, a semiconductor element portion, a sealing portion surrounding the element portion. In the sealing portion, multiple wiring layers are connected with a sealing layer to configure a sealing structure which surrounds the element portion. The laminated wiring layer unit includes an uppermost layer which is made of material having higher adhesion to an uppermost wiring layer, and a protection insulating film made of material having higher adhesion to the sealing layer than the nitride film is disposed on the nitride film. In the sealing portion, a via-hole is defined in the protection insulating film, the nitride film, and the uppermost insulating film to partially expose the uppermost wiring layer. The sealing layer is embedded into the via-hole and is also disposed on a protection insulating film around the via-hole.Type: GrantFiled: July 14, 2015Date of Patent: October 24, 2017Assignee: DENSO CORPORATIONInventor: Kouji Eguchi
-
Publication number: 20170221782Abstract: A semiconductor device manufacturing method is provided. In a semiconductor wafer prepared, the width of a dicing line is larger than a cut region to be diced with a dicing blade, a first chip forming region and a second chip forming region are adjacent and have the dicing line therebetween, some of the pads are formed on a first chip forming region side, and the remaining pads are formed on a second chip forming region side. The semiconductor wafer is diced with the dicing blade in such manner that, when the some of the pads are diced, a part of the dicing blade on the second chip forming region side does not abut the some of the pads, and, when the remaining pads are diced, a part of the dicing blade on the first one chip forming region side does not abut the remaining pads.Type: ApplicationFiled: November 13, 2015Publication date: August 3, 2017Inventors: Kouji EGUCHI, Takashi NAKANO
-
Publication number: 20170170112Abstract: A semiconductor device includes a substrate, a laminated wiring layer unit, a nitride film disposed on the laminated wiring layer unit, a semiconductor element portion, a sealing portion surrounding the element portion. In the sealing portion, multiple wiring layers are connected with a sealing layer to configure a sealing structure which surrounds the element portion. The laminated wiring layer unit includes an uppermost layer which is made of material having higher adhesion to an uppermost wiring layer, and a protection insulating film made of material having higher adhesion to the sealing layer than the nitride film is disposed on the nitride film. In the sealing portion, a via-hole is defined in the protection insulating film, the nitride film, and the uppermost insulating film to partially expose the uppermost wiring layer. The sealing layer is embedded into the via-hole and is also disposed on a protection insulating film around the via-hole.Type: ApplicationFiled: July 14, 2015Publication date: June 15, 2017Inventor: Kouji EGUCHI
-
Patent number: 9496331Abstract: A method for manufacturing a semiconductor device includes: preparing a semiconductor substrate, in which a first semiconductor layer is formed on a substrate; forming a first concave portion in the first semiconductor layer; forming trenches on the first semiconductor layer in the first concave portion; epitaxially growing a second semiconductor layer for embedding in each trench and the first concave portion; forming a SJ structure having PN columns including the second semiconductor layer in each trench and the first semiconductor layer between the trenches; and forming the vertical MOSFET by: forming a channel layer and a source region contacting the channel layer on the SJ structure; forming a gate electrode over the channel layer through a gate insulating film; forming a source electrode connected to the source region; and forming a drain electrode on a rear of the substrate.Type: GrantFiled: December 3, 2013Date of Patent: November 15, 2016Assignee: DENSO CORPORATIONInventors: Kouji Eguchi, Youhei Oda
-
Publication number: 20150333153Abstract: A method for manufacturing a semiconductor device includes: preparing a semiconductor substrate, in which a first semiconductor layer is formed on a substrate; forming a first concave portion in the first semiconductor layer; forming trenches on the first semiconductor layer in the first concave portion; epitaxially growing a second semiconductor layer for embedding in each trench and the first concave portion; forming a SJ structure having PN columns including the second semiconductor layer in each trench and the first semiconductor layer between the trenches; and forming the vertical MOSFET by: forming a channel layer and a source region contacting the channel layer on the SJ structure; forming a gate electrode over the channel layer through a gate insulating film; forming a source electrode connected to the source region; and forming a drain electrode on a rear of the substrate.Type: ApplicationFiled: December 3, 2013Publication date: November 19, 2015Applicant: DENSO CORPORATIONInventors: Kouji EGUCHI, Youhei ODA
-
Patent number: 8673749Abstract: In a semiconductor device manufacturing method, an insulating layer is formed on a front surface of a semiconductor substrate. Trenches are formed in the substrate by using the insulating layer as a mask so that a first portion of the insulating layer is located on the front surface between the trenches and that a second portion of the insulating layer is located on the front surface at a position other than between the trenches. The entire first portion is removed, and the second portion around an opening of each trench is removed. The trenches are filled with an epitaxial layer by epitaxially growing the epitaxial layer over the front surface side. The front surface side is polished by using the remaining second portion as a polishing stopper.Type: GrantFiled: December 12, 2012Date of Patent: March 18, 2014Assignee: DENSO CORPORATIONInventors: Kouji Eguchi, Youhei Oda, Shinichi Adachi
-
Patent number: 5501874Abstract: Disclosed are a method of coating a granular material comprising steps of: dropping a granular material from an upper portion in a draft disposed in a coating apparatus; spraying the granular material during falling with a coating solution containing a film-forming material dissolved in a solvent in the draft; drying the granular material sprayed with the coating solution by a drying gas flowing upwardly from a lower portion to an upper portion in the draft; and carrying the dropped granular material to an upper portion in the coating apparatus, and a coating apparatus for coating a surface of a granular material with a coating solution while dropping the granular material, comprising a guide for guiding the granular material, coating solution spray nozzles disposed inside a draft and a means for supplying a drying gas upwardly from a lower portion to an upper portion to the granular material falling in the draft.Type: GrantFiled: May 13, 1994Date of Patent: March 26, 1996Assignee: Mitsubishi Chemical CorporationInventors: Takaharu Yamamoto, Teruji Tahara, Kouji Eguchi
-
Patent number: 4710790Abstract: A gate electrode (4') of a MOS transistor is formed in a depression (16) provided in a substrate (1). Source and drain regions (6 and 7) of the MOS transistor are formed in the substrate (1) to be opposed to each other with the gate electrode (4') being located therebetween.Type: GrantFiled: July 3, 1984Date of Patent: December 1, 1987Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tatsuo Okamoto, Kouji Eguchi, Saburou Oosaki