Patents by Inventor Kristopher Carver
Kristopher Carver has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11507671Abstract: An example process includes: identifying, by one or more processing devices, candidate code in executable code based on a static analysis of the executable code, where the candidate code includes code that is vulnerable to attack or the candidate code being on a path to code that is vulnerable to attack, where information related to the attack is based, at least in part, on the candidate code; customizing, by one or more processing devices, a healing template based on the information to produce a customized healing template; and inserting, by one or more processing devices, the customized healing template into a version of the executable code at a location that is based on a location of the candidate code in the executable code, where the customized healing template includes code that is executable to inhibit the attack.Type: GrantFiled: July 29, 2020Date of Patent: November 22, 2022Assignee: BLUERISC, INC.Inventors: Csaba Andras Moritz, Kristopher Carver, Jeffry Gummeson
-
Patent number: 11507669Abstract: An example process includes identifying, by one or more processing devices, a location in computer code that is subject to vulnerability, where the location corresponds to a memory access that is repeatable and that operates on a particular type of variable; and performing processes, by one or more processing devices, to heal the vulnerability. The memory access may be part of a system-to-system or a user-to-system interaction that is repeatable.Type: GrantFiled: June 27, 2016Date of Patent: November 22, 2022Assignee: BlueRISC, Inc.Inventors: Csaba Andras Moritz, Kristopher Carver, Jeffry Gummeson
-
Patent number: 11163857Abstract: A processor system comprising: performing a compilation process on a computer program; encoding an instruction with a selected encoding; encoding the security mutation information in an instruction set architecture of a processor; and executing a compiled computer program in the processor using an added mutation instruction, wherein executing comprises executing a mutation instruction to enable decoding another instruction. A processor system with a random instruction encoding and randomized execution, providing effective defense against offline and runtime security attacks including software and hardware reverse engineering, invasive microprobing, fault injection, and high-order differential and electromagnetic power analysis.Type: GrantFiled: August 2, 2019Date of Patent: November 2, 2021Assignee: BLUERISC, INC.Inventors: Csaba Andras Moritz, Saurabh Chheda, Kristopher Carver
-
Publication number: 20210019378Abstract: A method, for use in a DRM context, wherein digital rights enforcing processing is embedded into the rights object. A method, for use in a DRM context, wherein digital rights enforcing is downloaded to a device related to a content access. A processor framework, containing a VISC engine and executing digital rights enforcing codes, wherein the rights enforcing codes are downloaded. A digital rights management framework, wherein a rights enforcing code is downloaded related to a content access.Type: ApplicationFiled: July 1, 2020Publication date: January 21, 2021Applicant: III Holdings 2, LLCInventors: Raksit Ashok, Kristopher Carver, Saurabh Chedda, Jared Eldredge, Csaba Andras Moritz
-
Patent number: 10839085Abstract: An example process includes: identifying, by one or more processing devices, candidate code in executable code based on a static analysis of the executable code, where the candidate code includes code that is vulnerable to attack or the candidate code being on a path to code that is vulnerable to attack, where information related to the attack is based, at least in part, on the candidate code; customizing, by one or more processing devices, a healing template based on the information to produce a customized healing template; and inserting, by one or more processing devices, the customized healing template into a version of the executable code at a location that is based on a location of the candidate code in the executable code, where the customized healing template includes code that is executable to inhibit the attack.Type: GrantFiled: February 11, 2019Date of Patent: November 17, 2020Assignee: BLUERISC, INC.Inventors: Csaba Andras Moritz, Kristopher Carver, Jeffry Gummeson
-
Patent number: 10706144Abstract: An example process that is performed by one or more processing devices uses one or more system states to detect cyber-attacks. The example process includes the following operations: generating a first graph that models states based on information obtained from an electronic device; and performing a correlation of the first graph with one or more second graphs to detect a possibility of a cyber-attack against the electronic device.Type: GrantFiled: September 9, 2016Date of Patent: July 7, 2020Assignee: BlueRISC, Inc.Inventors: Csaba Andras Moritz, Kristopher Carver, Santosh Khasanvis, Jeffry Gummeson
-
Publication number: 20200034519Abstract: A processor system comprising: performing a compilation process on a computer program; encoding an instruction with a selected encoding; encoding the security mutation information in an instruction set architecture of a processor; and executing a compiled computer program in the processor using an added mutation instruction, wherein executing comprises executing a mutation instruction to enable decoding another instruction. A processor system with a random instruction encoding and randomized execution, providing effective defense against offline and runtime security attacks including software and hardware reverse engineering, invasive microprobing, fault injection, and high-order differential and electromagnetic power analysis.Type: ApplicationFiled: August 2, 2019Publication date: January 30, 2020Inventors: Csaba Andras Moritz, Saurabh Chheda, Kristopher Carver
-
Patent number: 10430565Abstract: A processor system comprising: performing a compilation process on a computer program; encoding an instruction with a selected encoding; encoding the security mutation information in an instruction set architecture of a processor; and executing a compiled computer program in the processor using an added mutation instruction, wherein executing comprises executing a mutation instruction to enable decoding another instruction. A processor system with a random instruction encoding and randomized execution, providing effective defense against offline and runtime security attacks including software and hardware reverse engineering, invasive microprobing, fault injection, and high-order differential and electromagnetic power analysis.Type: GrantFiled: February 27, 2018Date of Patent: October 1, 2019Assignee: BlueRISC, Inc.Inventors: Csaba Andras Moritz, Saurabh Chheda, Kristopher Carver
-
Patent number: 10268480Abstract: A processing system to reduce energy consumption and improve performance in a processor, controlled by compiler inserted information ahead of a selected branch instruction, to statically expose and control how the prediction should be completed and which mechanism should be used to achieve energy and performance efficiency.Type: GrantFiled: June 12, 2017Date of Patent: April 23, 2019Assignee: III HOLDINGS 2, LLCInventors: Saurabh Chheda, Kristopher Carver, Raksit Ashok
-
Patent number: 10248395Abstract: A method comprising of analyzing and transforming a program executable at compile-time such that a processor design objective is optimized. A method including analyzing an executable to estimate energy consumption of an application component in a processor. A method including transforming an executable to reduce energy consumption in a processor. A processor framework controlled by compiler inserted control that statically exposes parallelism in an instruction sequence. A processor framework to reduce energy consumption in an instruction memory system with compiler inserted control.Type: GrantFiled: January 19, 2017Date of Patent: April 2, 2019Inventors: Saurabh Chheda, Kristopher Carver, Raksit Ashok
-
Patent number: 10248792Abstract: An example process includes: identifying, by one or more processing devices, candidate code in executable code based on a static analysis of the executable code, where the candidate code includes code that is vulnerable to attack or the candidate code being on a path to code that is vulnerable to attack, where information related to the attack is based, at least in part, on the candidate code; customizing, by one or more processing devices, a healing template based on the information to produce a customized healing template; and inserting, by one or more processing devices, the customized healing template into a version of the executable code at a location that is based on a location of the candidate code in the executable code, where the customized healing template includes code that is executable to inhibit the attack.Type: GrantFiled: August 10, 2017Date of Patent: April 2, 2019Assignee: BlueRISC, Inc.Inventors: Csaba Andras Moritz, Kristopher Carver, Jeffry Gummeson
-
Publication number: 20190083154Abstract: A surgical instrument for minimally-invasive arthroscopic use in a constrained joint space, including a handle assembly, a shaft assembly including a shaft having a longitudinal shaft axis and a lumen therethrough and connected to handle assembly at proximal end of shaft and an operative portion including a working tip with a tool mounted thereon at distal end of shaft. Operative portion is selectively moveable between a first configuration substantially aligned with longitudinal shaft axis, and a second, deployed, configuration in which at least part of operative portion has a selectable working direction defined by the angle between tool and longitudinal shaft axis and a selectable lateral displacement defined by the linear distance between working tip and longitudinal shaft axis, measured at a central location point at which tool is mounted and perpendicular to longitudinal shaft axis, the working direction and lateral displacement being selectable independently of one another.Type: ApplicationFiled: March 16, 2017Publication date: March 21, 2019Applicants: JRI ORTHOPAEDICS LIMITED, SURGICAL INNOVATIONS LIMITEDInventors: Kristopher CARVER, Edward Richard Cornell DRAPER, Ian John FLATTERS, Giles Francis Mansfield PROFFITT
-
Publication number: 20180349573Abstract: A processor system comprising: performing a compilation process on a computer program; encoding an instruction with a selected encoding; encoding the security mutation information in an instruction set architecture of a processor; and executing a compiled computer program in the processor using an added mutation instruction, wherein executing comprises executing a mutation instruction to enable decoding another instruction. A processor system with a random instruction encoding and randomized execution, providing effective defense against offline and runtime security attacks including software and hardware reverse engineering, invasive microprobing, fault injection, and high-order differential and electromagnetic power analysis.Type: ApplicationFiled: February 27, 2018Publication date: December 6, 2018Inventors: Csaba Andras Moritz, Saurabh Chheda, Kristopher Carver
-
Publication number: 20180107485Abstract: A processing system to reduce energy consumption and improve performance in a processor, controlled by compiler inserted information ahead of a selected branch instruction, to statically expose and control how the prediction should be completed and which mechanism should be used to achieve energy and performance efficiency.Type: ApplicationFiled: June 12, 2017Publication date: April 19, 2018Applicant: III HOLDINGS 2, LLCInventors: Saurabh Chheda, Kristopher Carver, Raksit Ashok
-
Patent number: 9940445Abstract: A processor system comprising: performing a compilation process on a computer program; encoding an instruction with a selected encoding; encoding the security mutation information in an instruction set architecture of a processor; and executing a compiled computer program in the processor using an added mutation instruction, wherein executing comprises executing a mutation instruction to enable decoding another instruction. A processor system with a random instruction encoding and randomized execution, providing effective defense against offline and runtime security attacks including software and hardware reverse engineering, invasive microprobing, fault injection, and high-order differential and electromagnetic power analysis.Type: GrantFiled: June 25, 2015Date of Patent: April 10, 2018Assignee: BlueRISC, Inc.Inventors: Csaba Andras Moritz, Saurabh Chheda, Kristopher Carver
-
Patent number: 9754112Abstract: An example process includes: identifying, by one or more processing devices, candidate code in executable code based on a static analysis of the executable code, where the candidate code includes code that is vulnerable to attack or the candidate code being on a path to code that is vulnerable to attack, where information related to the attack is based, at least in part, on the candidate code; customizing, by one or more processing devices, a healing template based on the information to produce a customized healing template; and inserting, by one or more processing devices, the customized healing template into a version of the executable code at a location that is based on a location of the candidate code in the executable code, where the customized healing template includes code that is executable to inhibit the attack.Type: GrantFiled: November 24, 2014Date of Patent: September 5, 2017Assignee: BlueRISC, Inc.Inventors: Csaba Andras Moritz, Kristopher Carver, Jeffrey Gummeson
-
Patent number: 9697000Abstract: A processing system to reduce energy consumption and improve performance in a processor, controlled by compiler inserted information ahead of a selected branch instruction, to statically expose and control how the prediction should be completed and which mechanism should be used to achieve energy and performance efficiency.Type: GrantFiled: December 9, 2015Date of Patent: July 4, 2017Assignee: III Holdings 2, LLCInventors: Saurabh Chheda, Kristopher Carver, Raksit Ashok
-
Publication number: 20170131986Abstract: A method comprising of analyzing and transforming a program executable at compile-time such that a processor design objective is optimized. A method including analyzing an executable to estimate energy consumption of an application component in a processor. A method including transforming an executable to reduce energy consumption in a processor. A processor framework controlled by compiler inserted control that statically exposes parallelism in an instruction sequence. A processor framework to reduce energy consumption in an instruction memory system with compiler inserted control.Type: ApplicationFiled: January 19, 2017Publication date: May 11, 2017Applicant: III HOLDINGS 2, LLCInventors: Saurabh Chheda, Kristopher Carver, Raksit Ashok
-
Patent number: D965385Type: GrantFiled: March 24, 2021Date of Patent: October 4, 2022Assignee: RECKITT & COLMAN (OVERSEAS) HYGIENE HOME LIMITEDInventors: Kristopher Carver, Samuel James Roper, Christopher Brian Witty, Simon Woolley
-
Patent number: D972410Type: GrantFiled: March 24, 2021Date of Patent: December 13, 2022Assignee: Reckitt & Colman (Overseas) Hygiene Home LimitedInventors: Kristopher Carver, Samuel James Roper, Christopher Brian Witty, Simon Woolley