Patents by Inventor Kuan-Hua Chao

Kuan-Hua Chao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9588859
    Abstract: A detecting circuit includes: a testing signal generator, arranged to selectively generate a testing signal having a first signal edge or a second signal edge to a connecting port; and a detector, arranged to detect a first detect signal on the connecting port after the testing signal having the first signal edge is coupled to the connecting port, and to detect a second detect signal on the connecting port after the testing signal having the second signal edge is coupled to the connecting port; wherein the detector is further arranged to determine if an external circuit element is coupled between the connecting port and a reference voltage according to the first detect signal and the second detect signal.
    Type: Grant
    Filed: November 13, 2013
    Date of Patent: March 7, 2017
    Assignee: MEDIATEK INC.
    Inventors: Chien-Hua Wu, Kuan-Hua Chao
  • Patent number: 9306551
    Abstract: An interpolator includes interpolation cells. Each interpolation cell includes a first driving unit and a second driving unit. The first driving unit includes a first pulling-up circuit for selectively coupling an output terminal to a high voltage, a first pulling-down circuit for selectively coupling the output terminal to a low voltage, and a pair of first switches for selectively enabling/disabling the first pulling-up circuit and the first pulling-down circuit. The second driving unit includes a second pulling-up circuit for selectively coupling the output terminal to the high voltage, a second pulling-down circuit for selectively coupling the output terminal to the low voltage, and a pair of second switches for selectively enabling/disabling the second pulling-up circuit and the second pulling-down circuit. Driving capabilities of the first and second pulling-up circuits are not all equal, and/or driving capabilities of the first and second pulling-down circuits are not all equal.
    Type: Grant
    Filed: January 22, 2013
    Date of Patent: April 5, 2016
    Assignee: MEDIATEK INC.
    Inventors: Yi-Hsien Cho, Kuan-Hua Chao
  • Patent number: 9071478
    Abstract: A method for performing adaptive equalization includes: dynamically detecting current levels of a plurality of sets of pattern levels respectively corresponding to a plurality of data patterns, wherein each set of the sets of pattern levels includes a previous level, a current level, and a next level respectively corresponding to one of the plurality of data patterns; and dynamically calculating a plurality of data decision levels according to the current levels of the sets of pattern levels, for use of data decision, wherein each data decision level of at least one portion of the plurality of data decision levels is not equal to zero, and the data decision levels are dynamically adjusted in accordance with the current levels of the sets of pattern levels, in order to enhance a signal-to-noise ratio (SNR). An associated method for performing adaptive equalization is also provided. Associated apparatus are also provided.
    Type: Grant
    Filed: May 24, 2011
    Date of Patent: June 30, 2015
    Assignee: MEDIATEK INC.
    Inventors: Yan-Bin Luo, Kuan-Hua Chao
  • Patent number: 8989318
    Abstract: A detecting circuit includes: a first offset generating circuit, arranged to apply a first offset to an input signal pair and accordingly generate a first output signal pair; and a first sampling circuit, coupled to the first offset generating circuit, the first sampling circuit arranged to sample the first output signal pair to generate a first sampling signal, wherein the first sampling signal is utilized to identify a data signal on the input signal pair, and the first sampling circuit is controlled by a first signal that is irrelevant to the input signal pair.
    Type: Grant
    Filed: August 19, 2013
    Date of Patent: March 24, 2015
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Tzu-Li Hung, Yu-Bang Nian
  • Patent number: 8952759
    Abstract: A circuit for controlling a mixed mode controlled oscillator. The circuit comprises a charge pump, and a digital loop filter. The charge pump is coupled to the mixed mode controlled oscillator. The charge pump receives an up/down signal and sends a current signal to the mixed mode controlled oscillator. The digital loop filter receives the up/down signal and generates a digital code signal to the mixed mode controlled oscillator. An output frequency of the mixed mode controlled oscillator is controlled by the current signal and the digital code signal.
    Type: Grant
    Filed: November 15, 2012
    Date of Patent: February 10, 2015
    Assignee: MediaTek Inc.
    Inventors: Ping-Ying Wang, Kuan-Hua Chao, Jeng-Horng Tsai
  • Publication number: 20140203858
    Abstract: An interpolator includes interpolation cells. Each interpolation cell includes a first driving unit and a second driving unit. The first driving unit includes a first pulling-up circuit for selectively coupling an output terminal to a high voltage, a first pulling-down circuit for selectively coupling the output terminal to a low voltage, and a pair of first switches for selectively enabling/disabling the first pulling-up circuit and the first pulling-down circuit. The second driving unit includes a second pulling-up circuit for selectively coupling the output terminal to the high voltage, a second pulling-down circuit for selectively coupling the output terminal to the low voltage, and a pair of second switches for selectively enabling/disabling the second pulling-up circuit and the second pulling-down circuit. Driving capabilities of the first and second pulling-up circuits are not all equal, and/or driving capabilities of the first and second pulling-down circuits are not all equal.
    Type: Application
    Filed: January 22, 2013
    Publication date: July 24, 2014
    Applicant: MEDIATEK INC.
    Inventors: Yi-Hsien CHO, Kuan-Hua CHAO
  • Publication number: 20140145708
    Abstract: A detecting circuit includes: a testing signal generator, arranged to selectively generate a testing signal having a first signal edge or a second signal edge to a connecting port; and a detector, arranged to detect a first detect signal on the connecting port after the testing signal having the first signal edge is coupled to the connecting port, and to detect a second detect signal on the connecting port after the testing signal having the second signal edge is coupled to the connecting port; wherein the detector is further arranged to determine if an external circuit element is coupled between the connecting port and a reference voltage according to the first detect signal and the second detect signal.
    Type: Application
    Filed: November 13, 2013
    Publication date: May 29, 2014
    Applicant: MEDIATEK INC.
    Inventors: Chien-Hua Wu, Kuan-Hua Chao
  • Patent number: 8619938
    Abstract: A clock generation device provided for a transmitter is provided and comprises a clock generator, a calculator and a first phase locked loop (PLL) circuit. The clock generator generates a first clock signal. The calculator calculates a frequency difference between the first and second clock signals. The first PLL circuit generates an output clock signal according to a first reference clock signal related to the first clock signal, and a frequency of the output clock signal is changed according to the frequency difference. The transmitter transmits data according to the output clock signal.
    Type: Grant
    Filed: December 5, 2008
    Date of Patent: December 31, 2013
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Chuan Liu, Tse-Hsiang Hsu
  • Publication number: 20130322577
    Abstract: A detecting circuit includes: a first offset generating circuit, arranged to apply a first offset to an input signal pair and accordingly generate a first output signal pair; and a first sampling circuit, coupled to the first offset generating circuit, the first sampling circuit arranged to sample the first output signal pair to generate a first sampling signal, wherein the first sampling signal is utilized to identify a data signal on the input signal pair, and the first sampling circuit is controlled by a first signal that is irrelevant to the input signal pair.
    Type: Application
    Filed: August 19, 2013
    Publication date: December 5, 2013
    Applicant: MEDIATEK INC.
    Inventors: Kuan-Hua Chao, Tzu-Li Hung, Yu-Bang Nian
  • Patent number: 8537937
    Abstract: A detecting circuit includes: a first offset generating circuit arranged to apply a first offset to an input signal pair comprising a positive input signal and a negative input signal and accordingly generate a first output signal pair comprising a first positive output signal and a first negative output signal; and a first sampling circuit coupled to the first offset generating circuit, the first sampling circuit arranged to sample a difference in voltage between the first positive output signal and the first negative output signal to generate a first sampling signal, wherein the first sampling signal is utilized to identify a data signal on the input signal pair.
    Type: Grant
    Filed: January 9, 2011
    Date of Patent: September 17, 2013
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Tzu-Li Hung, Yu-Bang Nian
  • Patent number: 8526559
    Abstract: A clock generation circuit for a transmitter which transmits data according to an output clock signal is provided. The clock generation circuit include a clock generator and a phase locked loop (PLL). The clock generator generates a first clock signal. The PLL initially generates the output clock signal according to the first clock signal. When a frequency of the output clock signal generated according to the first clock signal is not within a range required for specification of the transmitter, the PLL generates the output clock signal according to a second clock signal.
    Type: Grant
    Filed: March 25, 2009
    Date of Patent: September 3, 2013
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Shiue-Shin Liu, Tse-Hsiang Hsu
  • Patent number: 8451971
    Abstract: A clock generation circuit is provided and includes a phase locked loop (PLL) and a calibrator. The PLL is arranged to receive a first clock signal and generate the output clock signal. The PLL adjusts the frequency of the output clock signal according to a control signal. The calibrator is arranged to receive the output clock signal and a second clock signal, execute a frequency calibration between the output clock signal and the second clock signal, and generate the control signal according to results of the frequency calibration.
    Type: Grant
    Filed: March 19, 2009
    Date of Patent: May 28, 2013
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Shiue-Shin Liu, Jeng-Horng Tsai, Chih-Ching Chen, Chuan Liu, Tse-Hsiang Hsu
  • Patent number: 8415979
    Abstract: A calibration circuit for calibrating a differential driver with a differential output port including a first output node and a second output node includes: a comparing circuit arranged to receive a first output voltage corresponding to the first output node and a second output voltage corresponding to the second output node, and generate a comparison result according to the first output voltage, the second output voltage, and a predetermined voltage; and a controlling circuit coupled to the comparing circuit, a first resistive element and a second resistive element. The controlling circuit is arranged to adjust the first resistive element and the second resistive element according to the comparison result, wherein the first resistive element is coupled between the first output node and a reference voltage, and the second resistive element is coupled between the second output node and the reference voltage.
    Type: Grant
    Filed: November 4, 2010
    Date of Patent: April 9, 2013
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Yan-Bin Luo, Tse-Hsiang Hsu
  • Patent number: 8334725
    Abstract: A circuit for controlling a mixed mode controlled oscillator. The circuit comprises a charge pump, and a digital loop filter. The charge pump is coupled to the mixed mode controlled oscillator. The charge pump receives an up/down signal and sends a current signal to the mixed mode controlled oscillator. The digital loop filter receives the up/down signal and generates a digital code signal to the mixed mode controlled oscillator. An output frequency of the mixed mode controlled oscillator is controlled by the current signal and the digital code signal.
    Type: Grant
    Filed: April 1, 2008
    Date of Patent: December 18, 2012
    Assignee: Mediatek Inc.
    Inventors: Ping-Ying Wang, Kuan-Hua Chao, Jeng-Horng Tsai
  • Publication number: 20120300831
    Abstract: A method for performing adaptive equalization includes: dynamically detecting current levels of a plurality of sets of pattern levels respectively corresponding to a plurality of data patterns, wherein each set of the sets of pattern levels includes a previous level, a current level, and a next level respectively corresponding to one of the plurality of data patterns; and dynamically calculating a plurality of data decision levels according to the current levels of the sets of pattern levels, for use of data decision, wherein each data decision level of at least one portion of the plurality of data decision levels is not equal to zero, and the data decision levels are dynamically adjusted in accordance with the current levels of the sets of pattern levels, in order to enhance a signal-to-noise ratio (SNR). An associated method for performing adaptive equalization is also provided. Associated apparatus are also provided.
    Type: Application
    Filed: May 24, 2011
    Publication date: November 29, 2012
    Inventors: Yan-Bin Luo, Kuan-Hua Chao
  • Publication number: 20120177146
    Abstract: A detecting circuit includes: a first offset generating circuit arranged to apply a first offset to an input signal pair comprising a positive input signal and a negative input signal and accordingly generate a first output signal pair comprising a first positive output signal and a first negative output signal; and a first sampling circuit coupled to the first offset generating circuit, the first sampling circuit arranged to sample a difference in voltage between the first positive output signal and the first negative output signal to generate a first sampling signal, wherein the first sampling signal is utilized to identify a data signal on the input signal pair.
    Type: Application
    Filed: January 9, 2011
    Publication date: July 12, 2012
    Inventors: Kuan-Hua Chao, Tzu-Li Hung, Yu-Bang Nian
  • Publication number: 20120112794
    Abstract: A calibration circuit for calibrating a differential driver with a differential output port including a first output node and a second output node includes: a comparing circuit arranged to receive a first output voltage corresponding to the first output node and a second output voltage corresponding to the second output node, and generate a comparison result according to the first output voltage, the second output voltage, and a predetermined voltage; and a controlling circuit coupled to the comparing circuit, a first resistive element and a second resistive element. The controlling circuit is arranged to adjust the first resistive element and the second resistive element according to the comparison result, wherein the first resistive element is coupled between the first output node and a reference voltage, and the second resistive element is coupled between the second output node and the reference voltage.
    Type: Application
    Filed: November 4, 2010
    Publication date: May 10, 2012
    Inventors: Kuan-Hua Chao, Yan-Bin Luo, Tse-Hsiang Hsu
  • Publication number: 20110254606
    Abstract: A frequency divider reduces jitter and power consumption, and includes a phase selector for receiving a plurality of clock signals and outputting an intermediate signal corresponding to phase characteristic of at least one of the clock signals, and an adjustable delay circuit for receiving the intermediate signal and generating an output signal by delaying the received intermediate signal.
    Type: Application
    Filed: June 27, 2011
    Publication date: October 20, 2011
    Inventors: Hong-Sing Kao, Meng-Ta Yang, Kuan-Hua Chao, Tse-Hsiang Hsu
  • Patent number: 7994828
    Abstract: A frequency divider reduces jitter and power consumption, and includes a phase selector for receiving a plurality of clock signals and outputting an intermediate signal corresponding to phase characteristic of at least one of the clock signals, and an adjustable delay circuit for receiving the intermediate signal and generating an output signal by delaying the received intermediate signal.
    Type: Grant
    Filed: May 7, 2009
    Date of Patent: August 9, 2011
    Assignee: Mediatek Inc.
    Inventors: Hong-Sing Kao, Meng-Ta Yang, Kuan-Hua Chao, Tse-Hsiang Hsu
  • Patent number: 7936180
    Abstract: The invention provides a serial link transmitter coupled to a serial link receiver through a pair of transmission lines and having a pair of transmitting terminals respectively coupled to one of the transmission lines. The serial link transmitter comprises a differential amplifier and a voltage clamping circuit. The differential amplifier generates a pair of differential output voltages on the transmitting terminals according to a pair of differential input voltages for transmitting data to the serial link receiver, and the differential output voltages are transmitted with a common mode voltage to the serial link receiver during data transmission. The voltage clamping circuit clamps the pair of differential output voltages of the transmitting terminals to the common mode voltage before the serial link transmitter transmits data to the serial link receiver.
    Type: Grant
    Filed: November 6, 2008
    Date of Patent: May 3, 2011
    Assignee: Mediatek Inc.
    Inventors: Kuan-Hua Chao, Chih-Chien Hung, Pao-Cheng Chiu