Patents by Inventor KUAN-WEI LIN
KUAN-WEI LIN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250113588Abstract: A method includes depositing a first work function layer over a first and second gate trench. The method includes depositing a second work function layer over the first work function layer. The method includes etching the second work function layer in the first gate trench while covering the second work function layer in the second gate trench, causing the first work function layer in the first gate trench to contain metal dopants that are left from the second work function layer etched in the first gate trench. The method includes forming a first active gate structure and second active gate structure, which include the first work function layer and the metal dopants left from the second work function layer in the first gate trench, and the first work function layer and no metal dopants left behind from the second work function layer, respectively.Type: ApplicationFiled: December 13, 2024Publication date: April 3, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chi Pan, Kuo-Bin Huang, Ming-Hsi Yeh, Ying-Liang Chuang, Yu-Te Su, Kuan-Wei Lin
-
Patent number: 12183637Abstract: A method includes depositing a first work function layer over a first and second gate trench. The method includes depositing a second work function layer over the first work function layer. The method includes etching the second work function layer in the first gate trench while covering the second work function layer in the second gate trench, causing the first work function layer in the first gate trench to contain metal dopants that are left from the second work function layer etched in the first gate trench. The method includes forming a first active gate structure and second active gate structure, which include the first work function layer and the metal dopants left from the second work function layer in the first gate trench, and the first work function layer and no metal dopants left behind from the second work function layer, respectively.Type: GrantFiled: June 20, 2023Date of Patent: December 31, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Chi Pan, Kuo-Bin Huang, Ming-Hsi Yeh, Ying-Liang Chuang, Yu-Te Su, Kuan-Wei Lin
-
Publication number: 20230420538Abstract: A semiconductor device includes a plurality of fin structures disposed over a substrate and a work function alloy layer disposed over each fin structure of the plurality of fin structures. The plurality of fin structures includes a first fin structure and a second fin structure. A content of a first element in a first portion of the work function alloy layer, which portion is disposed over the first fin structure, is different from a content of the first element in a second portion of the work function alloy layer, which portion is disposed over the second fin structure.Type: ApplicationFiled: June 24, 2022Publication date: December 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chi PAN, Kuan-Wei Lin, Chun-Neng Lin, Yu-Shih Wang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230335443Abstract: A method includes depositing a first work function layer over a first and second gate trench. The method includes depositing a second work function layer over the first work function layer. The method includes etching the second work function layer in the first gate trench while covering the second work function layer in the second gate trench, causing the first work function layer in the first gate trench to contain metal dopants that are left from the second work function layer etched in the first gate trench. The method includes forming a first active gate structure and second active gate structure, which include the first work function layer and the metal dopants left from the second work function layer in the first gate trench, and the first work function layer and no metal dopants left behind from the second work function layer, respectively.Type: ApplicationFiled: June 20, 2023Publication date: October 19, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chi Pan, Kuo-Bin Huang, Ming-Hsi Yeh, Ying-Liang Chuang, Yu-Te Su, Kuan-Wei Lin
-
Patent number: 11715670Abstract: A method includes depositing a first work function layer over a first and second gate trench. The method includes depositing a second work function layer over the first work function layer. The method includes etching the second work function layer in the first gate trench while covering the second work function layer in the second gate trench, causing the first work function layer in the first gate trench to contain metal dopants that are left from the second work function layer etched in the first gate trench. The method includes forming a first active gate structure and second active gate structure, which include the first work function layer and the metal dopants left from the second work function layer in the first gate trench, and the first work function layer and no metal dopants left behind from the second work function layer, respectively.Type: GrantFiled: July 9, 2021Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Yu-Chi Pan, Kuo-Bin Huang, Ming-Hsi Yeh, Ying-Liang Chuang, Yu-Te Su, Kuan-Wei Lin
-
Publication number: 20230008579Abstract: A method includes depositing a first work function layer over a first and second gate trench. The method includes depositing a second work function layer over the first work function layer. The method includes etching the second work function layer in the first gate trench while covering the second work function layer in the second gate trench, causing the first work function layer in the first gate trench to contain metal dopants that are left from the second work function layer etched in the first gate trench. The method includes forming a first active gate structure and second active gate structure, which include the first work function layer and the metal dopants left from the second work function layer in the first gate trench, and the first work function layer and no metal dopants left behind from the second work function layer, respectively.Type: ApplicationFiled: July 9, 2021Publication date: January 12, 2023Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yu-Chi Pan, Kuo-Bin Huang, Ming-Hsi Yeh, Ying-Liang Chuang, Yu-Te Su, Kuan-Wei Lin
-
Publication number: 20220350476Abstract: An electronic device, a method, and a computer-readable recording medium are provided for deactivating a chat room of a messenger application. The electronic device is configured for: receiving a deactivation request for one or more chat rooms, in which the deactivation request is associated with a chat room configuration, and the chat room configuration includes a deactivation condition for the one or more chat rooms; storing the chat room configuration including the deactivation condition for the one or more chat rooms based on the deactivation request; and deactivating the one or more chat rooms based on determining whether or not the deactivation condition for the one or more chat rooms is satisfied.Type: ApplicationFiled: July 13, 2022Publication date: November 3, 2022Applicants: LINE CORPORATION, LINE Plus CorporationInventors: Ching-hsiang TSAI, Chien-ju LIN, Man-chen WU, Kuan-wei LIN
-
Patent number: 10693226Abstract: The present disclosure provides an electronic device, and a radio-frequency device and a signal transmission component thereof. The signal transmission component is operable in an operating frequency band and applied in a radio frequency device having a signal connector and a radio frequency circuit. The signal transmission component includes a signal transmission line and an electrostatic protection unit. The signal transmission line is disposed between the signal connector and the radio frequency circuit. The electrostatic protection unit is electrically connected to the signal transmission line, and includes a connecting end and a grounding end. An impedance of the electrostatic protection unit is greater than an impedance of the signal transmission line. An electrical length is defined between the connecting end and the grounding end, and the electrical length is less than ¼ of a wavelength corresponding to a lowest operating frequency within the operating frequency band.Type: GrantFiled: September 12, 2018Date of Patent: June 23, 2020Assignee: WISTRON NEWEB CORPORATIONInventors: Hsiao-Yi Lin, Kuan-Wei Lin
-
Publication number: 20190165464Abstract: The present disclosure provides an electronic device, and a radio-frequency device and a signal transmission component thereof. The signal transmission component is operable in an operating frequency band and applied in a radio frequency device having a signal connector and a radio frequency circuit. The signal transmission component includes a signal transmission line and an electrostatic protection unit. The signal transmission line is disposed between the signal connector and the radio frequency circuit. The electrostatic protection unit is electrically connected to the signal transmission line, and includes a connecting end and a grounding end. An impedance of the electrostatic protection unit is greater than an impedance of the signal transmission line. An electrical length is defined between the connecting end and the grounding end, and the electrical length is less than ¼ of a wavelength corresponding to a lowest operating frequency within the operating frequency band.Type: ApplicationFiled: September 12, 2018Publication date: May 30, 2019Inventors: HSIAO-YI LIN, KUAN-WEI LIN