Patents by Inventor Kuang-Hao Chiang
Kuang-Hao Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240120410Abstract: A semiconductor structure includes a semiconductor epitaxial layer, a first semiconductor well, a second semiconductor well, a source doped region, a gate structure and a drain structure. The semiconductor epitaxial layer includes a first side and a second side opposite to the first side. The first semiconductor well is located on the first side of the semiconductor epitaxial layer. The second semiconductor well is located on the second side of the semiconductor epitaxial layer. The source doped region is located in the first semiconductor well. The gate structure overlaps the first semiconductor well and the source doped region on the first side of the semiconductor epitaxial layer. The drain structure includes a semiconductor substrate. The second side of the semiconductor epitaxial layer outside the second semiconductor well includes a connecting surface. The connecting surface of the semiconductor epitaxial layer is connected to the semiconductor substrate.Type: ApplicationFiled: February 16, 2023Publication date: April 11, 2024Inventors: Yu-Tsu LEE, Yan-Ru CHEN, Chao-Yi CHANG, Kuang-Hao CHIANG
-
Publication number: 20240120411Abstract: A method of forming a semiconductor structure includes the following operations. A semiconductor epitaxial layer is formed on a first semiconductor substrate. A first side of the semiconductor epitaxial layer is adhered to a transfer substrate by an adhesive layer covering the first side of the semiconductor epitaxial layer. The semiconductor epitaxial layer and the first semiconductor substrate are turned over by the transfer substrate. The first semiconductor substrate is removed to expose a second side of the semiconductor epitaxial layer opposite to the first side. A first semiconductor doped region is formed on the second side of the semiconductor epitaxial layer. After the first semiconductor doped region is formed, the adhesive layer and the transfer substrate are removed.Type: ApplicationFiled: February 17, 2023Publication date: April 11, 2024Inventors: Yu-Tsu LEE, Yan-Ru CHEN, Liang-Ming LIU, Kuang-Hao CHIANG
-
Publication number: 20240097019Abstract: A semiconductor device includes a substrate, an epitaxial layer, a well region, a source region, a base region, a first JFET region, a second JFET region, a gate dielectric layer and a gate layer. The epitaxial layer is at a side of the substrate. The well region is in the epitaxial layer. The source region is in the well region. The base region is in the well region and adjacent to the source region. The first JFET region is adjacent to the well region. The second JFET region is in the first JFET region. A doping concentration of the second JFET region is higher than a doping concentration of the first JFET region. The gate dielectric layer is at a side of the epitaxial layer away from the substrate. The gate layer is at a side of the gate dielectric layer away from the epitaxial layer.Type: ApplicationFiled: September 15, 2023Publication date: March 21, 2024Inventors: Yi-Kai HSIAO, Kuang-Hao CHIANG, Hao-Chung KUO
-
Publication number: 20240079489Abstract: A semiconductor device includes a substrate, an epitaxial layer, a well region, a current spreading layer, a source region, a base region and a gate layer. The epitaxial layer is on the substrate. The well region is in the epitaxial layer. The current spreading layer is in the epitaxial layer and below the well region. The current spreading layer includes a plurality of the first doped regions and a plurality of the second doped regions, the first doped regions includes a plurality of dopants of the first semiconductor-type, the second doped regions includes a plurality of dopants of the second semiconductor-type, and the second semiconductor-type is different from the first semiconductor-type. The source region is in the well region. The base region is in the well region and adjacent to the source region. The gate layer is over the epitaxial layer.Type: ApplicationFiled: February 16, 2023Publication date: March 7, 2024Inventors: Kuang-Hao CHIANG, Yan-Ru CHEN
-
Publication number: 20240077362Abstract: The present disclosure provides a bolometer including a substrate, a reflecting mirror on the substrate, and a temperature sensing unit above the reflecting mirror. The temperature sensing unit includes a first insulating layer, a thermistor on the first insulating layer, a second insulating layer on the thermistor, an electrode layer in the second insulating layer and right above the thermistor, and a metal meta-surface in the second insulating layer and right above the electrode layer. The electrode layer includes a plurality of electrodes separated from each other. A projection region of the metal meta-surface on the thermistor is equal to or larger than the thermistor.Type: ApplicationFiled: September 6, 2023Publication date: March 7, 2024Inventors: Kuo-Bin HONG, Shang-Yu CHUANG, Kuang-Hao CHIANG, Hao-Chung KUO
-
Publication number: 20240038874Abstract: A manufacturing method of a semiconductor device includes the following steps. A base region is formed in a substrate. A protective layer is formed on the substrate and covers the base region. First and second sacrificial layers are formed on the substrate and cover the protective layer. A source region, a well region, and a junction field effect transistor (JFET) region are formed in the substrate. When the source region, the well region, and the JFET region are formed in sequence, the source region and the well region are formed by the first sacrificial layer, and the JFET region is formed by the second sacrificial layer. When the JFET region, the well region, and the source region are formed in sequence, the JFET region is formed by the first sacrificial layer, and the well region and the source region are formed by the second sacrificial layer.Type: ApplicationFiled: July 28, 2023Publication date: February 1, 2024Inventors: Yi-Kai HSIAO, Kuang-Hao CHIANG, Hao-Chung KUO
-
Publication number: 20240006486Abstract: A method of forming a semiconductor device includes forming a P-type heavily doped region in a substrate. A sacrificial layer is formed on the substrate and covers the P-type heavily doped region. The sacrificial layer is patterned, so that sidewalls of the sacrificial layer are above the substrate inside the P-type heavily doped region. An N-type heavily doped region adjacent to the P-type heavily doped region is formed in the substrate by using the sacrificial layer as mask. A wet etching process is performed to retract the sidewalls of the sacrificial layer to the substrate inside the N-type heavily doped region. A P-type lightly doped region is formed in the substrate by using the sacrificial layer as mask. The P-type lightly doped region is adjacent to the N-type heavily doped region, and is in contact with bottoms of the P-type heavily doped region and the N-type heavily doped region.Type: ApplicationFiled: June 30, 2023Publication date: January 4, 2024Inventors: Yi-Kai HSIAO, Wen-Cheng HSU, Kuang-Hao CHIANG, Hao-Chung KUO
-
Publication number: 20230304867Abstract: An infrared sensor includes a substrate, an active pixel array, a reference pixel array, a light absorbing layer, a sidewall spacer, and a shading layer. The active pixel array is over the substrate. The reference pixel is over the substrate, adjacent to the active pixel array, and having a reference pixel. The reference pixel includes a platform, a resistor, and an infrared sensing material layer. The resistor is on the platform. The infrared sensing material layer is over the resistor. The light absorbing layer is over the reference pixel. The sidewall spacer is over the reference pixel and extends along a sidewall of the light absorbing layer. The shading layer is conformally formed over the light absorbing layer and the sidewall spacer.Type: ApplicationFiled: April 15, 2022Publication date: September 28, 2023Inventors: Kuang-Hao CHIANG, Shang-Yu CHUANG
-
Publication number: 20230127926Abstract: A floating bridge structure includes a substrate, a floating bridge layer, and at least one support. The floating bridge layer is on the substrate and substantially parallel to an upper surface of the substrate. The support extends on a vertical surface from the substrate to the floating bridge layer, in which the vertical surface is substantially perpendicular to the upper surface of the substrate.Type: ApplicationFiled: September 28, 2022Publication date: April 27, 2023Inventors: Shang-Yu CHUANG, Kuang-Hao CHIANG
-
Publication number: 20230115949Abstract: A manufacturing method of a semiconductor structure includes the following operations. A stacked structure is formed on a substrate. The stacked structure includes semiconductor layers and sacrificial layers that are alternately stacked, in which the sacrificial layers include germanium, and germanium concentrations of the sacrificial layers decrease from bottom to top. A dummy gate structure is formed on the stacked structure. A spacer is formed on both sides of the dummy gate structure. The dummy gate structure is removed, thereby forming an opening. The sacrificial layers are removed from the opening. A gate structure is formed to cover the semiconductor layers. In another manufacturing method, the stacked structure includes semiconductor layers and sacrificial layers that are alternately stacked, in which thicknesses of the semiconductor layers increase from bottom to top, or thicknesses of the sacrificial layers increase from bottom to top.Type: ApplicationFiled: December 30, 2021Publication date: April 13, 2023Inventor: Kuang-Hao CHIANG
-
Publication number: 20230114395Abstract: A photodetector and an integrated circuit with shortened response time requires a photodetector with an N-type semiconductor layer, a P-type semiconductor layer, and a light absorption layer sandwiched between the N-type semiconductor layer and the P-type semiconductor layer. The light absorption layer includes a layer strained in compression or in tension and a heterostructure which increases the mobility of charge carriers in the light absorption layer.Type: ApplicationFiled: October 13, 2022Publication date: April 13, 2023Inventor: KUANG-HAO CHIANG
-
Publication number: 20220254926Abstract: A method of making a Fin Field-effect transistor includes: providing a substrate and a plurality of fin structures on a surface of the substrate; forming a shallow trench isolation structure between the plurality of fin structures; forming a stress layer on a side of the shallow trench isolation structure away from the substrate; heat treating the stress layer and the plurality of fin structures; and removing the stress layer. The fin structures are spaced apart from each other. The stress layer covers a part of the fin structures away from the substrate.Type: ApplicationFiled: January 27, 2022Publication date: August 11, 2022Inventor: KUANG-HAO CHIANG
-
Patent number: 10892010Abstract: A method for controlling accumulated resistance property of a ReRAM device, wherein the method includes steps as follows: A first programing pulse set is firstly applied to a ReRAM device for acquiring a reference accumulated resistance distribution. A second programing pulse set is then provided according to the reference accumulated resistance distribution, and the second programing pulse set is applied to the ReRAM device, to make the ReRAM device having a predetermined accumulated resistance distribution.Type: GrantFiled: February 13, 2019Date of Patent: January 12, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Kuang-Hao Chiang, Yu-Hsuan Lin
-
Publication number: 20200258573Abstract: A method for controlling accumulated resistance property of a ReRAM device, wherein the method includes steps as follows: A first programing pulse set is firstly applied to a ReRAM device for acquiring a reference accumulated resistance distribution. A second programing pulse set is then provided according to the reference accumulated resistance distribution, and the second programing pulse set is applied to the ReRAM device, to make the ReRAM device having a predetermined accumulated resistance distribution.Type: ApplicationFiled: February 13, 2019Publication date: August 13, 2020Inventors: Kuang-Hao CHIANG, Yu-Hsuan LIN
-
Patent number: 10720426Abstract: A 3D semiconductor memory device includes a semiconductor substrate, a source line, a gate line and a plurality of memory cells connected in series. The semiconductor substrate has a protruding portion. The source line is disposed in the semiconductor substrate and partially extending below the protruding portion. The gate line is configured to surround and cover the protruding portion and electrically separated from the source line and the protruding portion. The memory cells are disposed on the semiconductor substrate and connected in series to the protruding portion at a top surface thereof.Type: GrantFiled: November 8, 2018Date of Patent: July 21, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Kuang-Hao Chiang, Dai-Ying Lee
-
Publication number: 20200058859Abstract: A resistive memory device includes a first electrode, a resistance switching layer and a second electrode. The resistance switching layer is disposed on the first electrode and includes a ternary transition metal oxide. The second electrode is disposed on the resistance switching layer.Type: ApplicationFiled: August 14, 2018Publication date: February 20, 2020Inventors: Chao-Hung WANG, Dai-Ying LEE, Kuang-Hao CHIANG, Yu-Hsuan LIN, Tsung-Ming CHEN
-
Publication number: 20190088643Abstract: A 3D semiconductor memory device includes a semiconductor substrate, a source line, a gate line and a plurality of memory cells connected in series. The semiconductor substrate has a protruding portion. The source line is disposed in the semiconductor substrate and partially extending below the protruding portion. The gate line is configured to surround and cover the protruding portion and electrically separated from the source line and the protruding portion. The memory cells are disposed on the semiconductor substrate and connected in series to the protruding portion at a top surface thereof.Type: ApplicationFiled: November 8, 2018Publication date: March 21, 2019Inventors: Erh-Kun Lai, Kuang-Hao Chiang, Dai-Ying Lee
-
Patent number: 10170467Abstract: A 3D semiconductor memory device includes a semiconductor substrate, a source line, a gate line and a plurality of memory cells connected in series. The semiconductor substrate has a protruding portion. The source line is disposed in the semiconductor substrate and partially extending below the protruding portion. The gate line is configured to surround and cover the protruding portion and electrically separated from the source line and the protruding portion. The memory cells are disposed on the semiconductor substrate and connected in series to the protruding portion at a top surface thereof.Type: GrantFiled: October 22, 2015Date of Patent: January 1, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Kuang-Hao Chiang, Dai-Ying Lee
-
Patent number: 10074424Abstract: A memory device includes a memory unit and a selector. The memory unit is configured to store data. The selector is coupled to the memory unit, and has a variable electrical parameter capable of being set to different levels. When the variable electrical parameter of the selector is set to a first level, the selector is turned on in response to an operation signal that is enabled, allowing the data stored in the memory unit to be accessed; when the variable electrical parameter of the selector is set to a second level, the selector remains turned off when receiving the operation signal that is enabled, prohibiting the data stored in the memory unit from being accessed.Type: GrantFiled: April 10, 2017Date of Patent: September 11, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Kuang-Hao Chiang
-
Patent number: 9748262Abstract: A memory structure and a manufacturing method thereof are provided. The memory structure includes a bottom oxide layer, a first conductive layer on the bottom oxide layer, a first insulation recess, a plurality of insulating layers on the first conductive layer, a plurality of second conductive layers, a second insulation recess, a channel layer on a sidewall of the second insulation recess, and a memory layer located between the channel layer and the second conductive layers. The first insulation recess has a first width and penetrates through the first conductive layer. The second conductive layers and the insulating layers are interlacedly stacked, and the second conductive layers are electrically isolated from the first conductive layer. The second insulation recess located on the first insulation recess has a second width larger than the first width and penetrates through the insulating layers and the second conductive layers.Type: GrantFiled: April 13, 2016Date of Patent: August 29, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Kuang-Hao Chiang