Patents by Inventor Kumar Gala
Kumar Gala has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11971885Abstract: Systems and methods for information retrieval are described. Embodiments generate a dense embedding for each of a plurality of media objects to be searched, generate a sparse embedding for each of the media objects using an encoder that takes the dense embedding as an input, wherein the sparse embedding satisfies a sparsity constraint that is applied to at least one layer of the encoder during training, and perform a search on the plurality of media objects based at least in part on the sparse embedding.Type: GrantFiled: February 10, 2021Date of Patent: April 30, 2024Assignee: ADOBE INC.Inventors: Fengbin Chen, Venkat Barakam, Benjamin Leviant, Amine Ben Khalifa, Kerem Turgutlu, Jayant Kumar, Sumeet Zaverilal Gala, Gaurav Kukal, Vipul Dalal
-
Patent number: 8687487Abstract: A method of communicating with a network interface includes providing a packet to the network interface, where the packet includes an address field indicating a destination of the packet. The network interface analyzes the address field, and determines if it reflects an address associated with the network interface. If not, the network interface provides the packet to a network. If the network interface determines the address field reflects an address associated with the interface, it provides information in the packet to an application executing at the network interface. Accordingly, information targeted to an application can be communicated by associating an address, such as a network address, with the network interface, allowing for communication of the information without extensive processing of each packet at the interface.Type: GrantFiled: March 21, 2008Date of Patent: April 1, 2014Assignee: QUALCOMM IncorporatedInventors: Harlan T. Beverly, Kumar Gala
-
Patent number: 8683045Abstract: A method for receiving a first indication from a host device is comprised. The device is a first port of the host device that has been reserved fro a network device. The method also poses as the host device at the network device in response to a receipt of the first indication.Type: GrantFiled: June 28, 2007Date of Patent: March 25, 2014Assignee: QUALCOMM IncorporatedInventors: Harlan T. Beverly, Kumar Gala
-
Patent number: 8255919Abstract: A method is disclosed that receives a function call at an application program interface. The method selects a first processor of a plurality of processors to execute the function call. The method further executes a first transmit function associated with a bus coupled to the first processor. The first transmit function includes a function parameter associated with the function call.Type: GrantFiled: January 24, 2008Date of Patent: August 28, 2012Assignee: Qualcomm Atheros, Inc.Inventors: Harlan T. Beverly, Kumar Gala, Charles A. Musta
-
Patent number: 7941499Abstract: A method includes communicating a first message between processors of a multiprocessor system via a coherency interconnect, whereby the first message includes coherency information. The method further includes communicating a second message between processors of the multiprocessor system via the coherency interconnect, whereby the second message includes interprocessor message information. A system includes a coherency interconnect and a processor. The processor includes an interface configured to receive messages from the coherency interconnect, each message including one of coherency information or interprocessor message information. The processor further includes a coherency management module configured to process coherency information obtained from at least one of the messages and an interrupt controller configured to generate an interrupt based on interprocessor message information obtained from at least one of the messages.Type: GrantFiled: March 6, 2007Date of Patent: May 10, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Becky G. Bruce, Sanjay R. Deshpande, Michael D. Snyder, Gary L. Whisenhunt, Kumar Gala
-
Patent number: 7702881Abstract: A processing device includes a first storage location configured to store a first value associated with a first address space, a second storage location configured to store a second value associated with a second address space, and a third storage location configured to store a third value associated with a third address space. The processing device further includes a memory management unit, which includes a first input configured to receive a first address value associated with a data transfer operation, a second input configured to receive an identifier associated with the data transfer operation, and an address space select module configured to identify a select value from the first value, the second value and the third value based on the identifier. The memory management module further includes an address modification module configured to generate a second address value based on the first address value and the select value.Type: GrantFiled: January 31, 2007Date of Patent: April 20, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Becky G. Bruce, Michael D. Snyder, Gary L. Whisenhunt, Kumar Gala
-
Publication number: 20080239954Abstract: A method of communicating with a network interface includes providing a packet to the network interface, where the packet includes an address field indicating a destination of the packet. The network interface analyzes the address field, and determines if it reflects an address associated with the network interface. If not, the network interface provides the packet to a network. If the network interface determines the address field reflects an address associated with the interface, it provides information in the packet to an application executing at the network interface. Accordingly, information targeted to an application can be communicated by associating an address, such as a network address, with the network interface, allowing for communication of the information without extensive processing of each packet at the interface.Type: ApplicationFiled: March 21, 2008Publication date: October 2, 2008Applicant: BIGFOOT NETWORKS, INC.Inventors: Harlan T. Beverly, Kumar Gala
-
Publication number: 20080235713Abstract: A method is disclosed that receives a function call at an application program interface. The method selects a first processor of a plurality of processors to execute the function call. The method further executes a first transmit function associated with a bus coupled to the first processor. The first transmit function includes a function parameter associated with the function call.Type: ApplicationFiled: January 24, 2008Publication date: September 25, 2008Applicant: BIGFOOT NETWORKS, INC.Inventors: Harlan T. Beverly, Kumar Gala, Charles A. Musta
-
Publication number: 20080222389Abstract: A method includes communicating a first message between processors of a multiprocessor system via a coherency interconnect, whereby the first message includes coherency information. The method further includes communicating a second message between processors of the multiprocessor system via the coherency interconnect, whereby the second message includes interprocessor message information. A system includes a coherency interconnect and a processor. The processor includes an interface configured to receive messages from the coherency interconnect, each message including one of coherency information or interprocessor message information. The processor further includes a coherency management module configured to process coherency information obtained from at least one of the messages and an interrupt controller configured to generate an interrupt based on interprocessor message information obtained from at least one of the messages.Type: ApplicationFiled: March 6, 2007Publication date: September 11, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Becky G. Bruce, Sanjay R. Deshpande, Michael D. Snyder, Gary L. Whisenhunt, Kumar Gala
-
Publication number: 20080183943Abstract: A processing device includes a first storage location configured to store a first value associated with a first address space, a second storage location configured to store a second value associated with a second address space, and a third storage location configured to store a third value associated with a third address space. The processing device further includes a memory management unit, which includes a first input configured to receive a first address value associated with a data transfer operation, a second input configured to receive an identifier associated with the data transfer operation, and an address space select module configured to identify a select value from the first value, the second value and the third value based on the identifier. The memory management module further includes an address modification module configured to generate a second address value based on the first address value and the select value.Type: ApplicationFiled: January 31, 2007Publication date: July 31, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Becky G. Bruce, Michael D. Snyder, Gary L. Whisenhunt, Kumar Gala
-
Publication number: 20080016166Abstract: A method for receiving a first indication from a host device is comprised. The device is a first port of the host device that has been reserved fro a network device. The method also poses as the host device at the network device in response to a receipt of the first indication.Type: ApplicationFiled: June 28, 2007Publication date: January 17, 2008Applicant: BIGFOOT NETWORKS, INC.Inventors: Harlan T. Beverly, Kumar Gala