Patents by Inventor Kumar Shiralagi

Kumar Shiralagi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 6452205
    Abstract: A sparse-carrier device including a crystal structure (10) formed of a first material and having a crystallographic facet (26) with a width (w) and a length and quantum dots (30) formed of a second material and positioned in at least one row on the crystallographic facet (26). The at least one row of quantum dots (30) extends along the length of the crystallographic facet (26) and is at least one quantum dot (30) wide (w) and a plurality of quantum dots long. The number of quantum dot rows determined by the width (w) of the crystallographic facet (26). The row of quantum dots (30) form a building block for circuits based on sparse or single electron devices.
    Type: Grant
    Filed: March 29, 2001
    Date of Patent: September 17, 2002
    Assignee: Motorola, Inc.
    Inventors: Raymond K. Tsui, Kumar Shiralagi, Herbert Goronkin
  • Publication number: 20010019135
    Abstract: A sparse-carrier device including a crystal structure (10) formed of a first material and having a crystallographic facet (26) with a width (w) and a length and quantum dots (30) formed of a second material and positioned in at least one row on the crystallographic facet (26). The at least one row of quantum dots (30) extends along the length of the crystallographic facet (26) and is at least one quantum dot (30) wide (w) and a plurality of quantum dots long. The number of quantum dot rows determined by the width (w) of the crystallographic facet (26). The row of quantum dots (30) form a building block for circuits based on sparse or single electron devices.
    Type: Application
    Filed: March 19, 2001
    Publication date: September 6, 2001
    Inventors: Raymond K. Tsui, Kumar Shiralagi, Herbert Goronkin
  • Publication number: 20010009278
    Abstract: A sparse-carrier device including a crystal structure (10) formed of a first material and having a crystallographic facet (26) with a width (w) and a length and quantum dots (30) formed of a second material and positioned in at least one row on the crystallographic facet (26). The at least one row of quantum dots (30) extends along the length of the crystallographic facet (26) and is at least one quantum dot (30) wide (w) and a plurality of quantum dots long. The number of quantum dot rows determined by the width (w) of the crystallographic facet (26). The row of quantum dots (30) form a building block for circuits based on sparse or single electron devices.
    Type: Application
    Filed: March 29, 2001
    Publication date: July 26, 2001
    Inventors: Raymond K. Tsui, Kumar Shiralagi, Herbert Goronkin
  • Patent number: 6265329
    Abstract: A sparse-carrier device comprising a crystal structure formed of a first material and including a crystallographic facet having a length, a first width and a second width, and quantum dots formed of a second material and positioned on the crystallographic facet, the quantum dots extending along the length of the crystallographic facet in a first distribution pattern along the first width and a second distribution pattern along the second width.
    Type: Grant
    Filed: March 9, 1998
    Date of Patent: July 24, 2001
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Raymond K. Tsui
  • Patent number: 6211530
    Abstract: A sparse-carrier device includes a crystal structure with a crystallographic facet having contacts at opposite ends. Quantum dots are formed in first and second rows on the facet approximately one quantum dot wide and a plurality of quantum dots long, the quantum dots in the first row being separated from each other by a first distance smaller than a second distance between the quantum dots in the first row and adjacent quantum dots in a second row. The first distance is small enough to allow carrier tunneling between adjacent quantum dots and the second distance is large enough to substantially prevent tunneling between adjacent quantum dots and small enough to allow Coulombic interaction between adjacent quantum dots. Electrical contacts are formed at opposite ends of the rows to allow tunneling of carriers into and out of quantum dots in the first and second rows.
    Type: Grant
    Filed: June 12, 1998
    Date of Patent: April 3, 2001
    Assignee: Motorola, Inc.
    Inventors: Herbert Goronkin, Raymond K. Tsui, Ruth Y. Zhang, Kumar Shiralagi
  • Patent number: 6172420
    Abstract: An ohmic contact including a gallium arsenide substrate having an epitaxially grown crystalline layer of indium arsenide on the substrate. The crystalline material and the substrate define an interface, layers are n-doped with silicon close to the interface.
    Type: Grant
    Filed: February 11, 2000
    Date of Patent: January 9, 2001
    Assignee: Motorola, Inc.
    Inventor: Kumar Shiralagi
  • Patent number: 6124146
    Abstract: A method of depositing a material to a semiconductor device having a first mesa structure, a second mesa structure and a valley. Material is deposited from a first angular direction sufficient to substantially mask the valley with a first of the mesa structures and from a second angular direction sufficient to substantially mask the valley with the second mesa structure to form a first lip and a second lip on the respective first and second mesa structures overlying the valley and defining a space therebetween less than the width of the valley. Material is then deposited to the device from a third direction in substantial opposition to the device, the space operating to guide material deposition to the valley to provide discrete material deposition in the valley to form a discrete feature in the valley.
    Type: Grant
    Filed: May 15, 1998
    Date of Patent: September 26, 2000
    Assignee: Motorola, Inc.
    Inventor: Kumar Shiralagi
  • Patent number: 6043143
    Abstract: A method of improving contact resistance in a multi-layer heterostructure comprising the steps of providing a substrate, growing a crystalline material on the substrate, and doping close to an interface of the substrate and the crystalline material with n-silicon to provide continuity at the interface.
    Type: Grant
    Filed: May 4, 1998
    Date of Patent: March 28, 2000
    Assignee: Motorola, Inc.
    Inventor: Kumar Shiralagi
  • Patent number: 6001722
    Abstract: A method of selective metallization/deposition including patterning a mask on the surface of a substrate structure to define contact areas, and utilizing a compound, including a metal, which dissociates under predetermined conditions. The dissociation and application of the predetermined conditions occurring either during deposition or after deposition to selectively form a layer of the metal on the contact areas.
    Type: Grant
    Filed: June 20, 1997
    Date of Patent: December 14, 1999
    Assignee: Motorola, Inc.
    Inventor: Kumar Shiralagi
  • Patent number: 5956568
    Abstract: A method of fabricating ultra-small semiconductor devices including providing a mesa on a substrate. A plurality of overlying layers of semiconductor material are grown in overlying relationship to the mesa so that a perpendicular discontinuity is produced in the layers at the mesa sidewall and the first layer overlying the mesa is in contact with the last layer overlying the substrate adjacent the mesa. A spacer of nonconductive material is formed on the discontinuity and the plurality of overlying layers are etched, using the spacer as a mask, so as to form a contact area overlying the mesa and a contact area overlying the substrate adjacent the mesa, and a semiconductor device positioned adjacent the sidewall beneath the spacer and between the contact areas.
    Type: Grant
    Filed: March 1, 1996
    Date of Patent: September 21, 1999
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Sung P. Pack
  • Patent number: 5943574
    Abstract: A method of fabricating 3D semiconductor circuits including providing a conductive layer with doped polysilicon thereon patterned and annealed to form first single grain polysilicon terminals of semiconductor devices. Insulated gate contacts are spaced vertically from the terminals so as to define vertical vias and polysilicon is deposited in the vias to form conduction channels. An upper portion of the polysilicon in the vias is doped to form second terminals for the semiconductor devices, and the polysilicon is annealed to convert it to single grain polysilicon. A second electrically conductive layer is deposited and patterned on the second terminal to define second terminal contacts of the semiconductor devices.
    Type: Grant
    Filed: February 23, 1998
    Date of Patent: August 24, 1999
    Assignee: Motorola, Inc.
    Inventors: Saied N. Tehrani, Kumar Shiralagi, Herbert Goronkin
  • Patent number: 5942952
    Abstract: A VCO includes a transistor having a plurality of negative differential resistance devices coupled in series to the source terminal of the transistor, with each of the devices having a negative differential resistance operating region. Biasing circuits are coupled to the drain and gate terminals along with operating voltages which set the oscillator to operating in a negative differential resistance region of at least one of the negative differential resistance devices so that oscillations of a selected frequency are produced at an output terminal. The transistor, the plurality of N devices, the DC biasing circuits, and the operating voltages are connected so that the oscillator negative differential resistance operating region is greater than N times as wide as each of the device negative differential operating regions individually.
    Type: Grant
    Filed: July 30, 1997
    Date of Patent: August 24, 1999
    Assignee: Motorola, Inc.
    Inventors: Vijay K. Nair, Nada El-Zein, Kumar Shiralagi, George N. Maracas, Herbert Goronkin
  • Patent number: 5904552
    Abstract: A method of ion implanting a substrate is disclosed, which includes providing a substrate having a surface. A sacrificial layer of semiconductor material is formed on the surface and resistlessly patterning to define masked and unmasked portions. The unmasked portions are etched away to form an implantation mask on the substrate. Ions are implanted in the substrate underlying the etched away unmasked portions and the sacrificial layer is removed.
    Type: Grant
    Filed: February 25, 1997
    Date of Patent: May 18, 1999
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Danny L. Thompson
  • Patent number: 5897366
    Abstract: A method of resistless gate metal etch in the formation of a field effect transistor is disclosed, which includes providing a first layer of a first semiconductor material having a surface. A second layer of a second semiconductor material is formed on the surface and resistlessly patterned to define a masked and an unmasked portions. The unmasked portion of the second layer is etched away to the first layer to enable gate formation.
    Type: Grant
    Filed: March 10, 1997
    Date of Patent: April 27, 1999
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Saied N. Tehrani
  • Patent number: 5877071
    Abstract: A method of removing an oxide mask during fabrication of semiconductor devices which includes providing a providing a III-V compound semiconductor substrate having a surface, the surface having a growth area and a masked area masked by an oxide film formed on the surface thereof. The oxide film is removed with a Trisdimethylamino group V compound.
    Type: Grant
    Filed: September 12, 1996
    Date of Patent: March 2, 1999
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Raymond K. Tsui
  • Patent number: 5846609
    Abstract: A method of forming a mask including providing a fluid from a group including oxygen based, nitrogen based, or carbon based fluids, introducing a substrate of semiconductor material into the fluid, and growing a film with thickness in a range of 10-20 .ANG. on a surface by converting the fluid adjacent the surface into a reactive species. The reactive species is created by directing light having a wavelength at the absorption peak of the fluid so as to convert the fluid into the reactive species. The surface of the substrate reacts with the reactive species to form the film.
    Type: Grant
    Filed: January 3, 1997
    Date of Patent: December 8, 1998
    Assignee: Motorola, Inc.
    Inventor: Kumar Shiralagi
  • Patent number: 5837560
    Abstract: A method of masking a substrate to leave an exposed facet for processing during fabrication of a semiconductor devices including providing a substrate formed of a semiconductor material and having a structure projecting therefrom, the structure including a facet. Ultraviolet light is selectively directing onto the substrate at an angle to the structure and opposite the facet so that the structure shades the facet from the ultra violet light. The ultra violet light reacts with the material to form an oxide mask on the substrate leaving the facet unmasked.
    Type: Grant
    Filed: June 20, 1997
    Date of Patent: November 17, 1998
    Assignee: Motorola, Inc.
    Inventor: Kumar Shiralagi
  • Patent number: 5830801
    Abstract: A method of forming an MOS gate includes providing a silicon substrate having a gate oxide formed thereon, forming a polysilicon layer on the gate oxide, defining a gate area including forming an oxide mask by positioning a light mask adjacent a surface of the polysilicon layer and exposing the surface through the light mask to a deep ultra violet light in an ambient containing oxygen. A layer of metal is deposited and annealed to form a silicide only where the layer of metal and polysilicon layer are in contact. The remaining metal layer and mask are removed, using the silicide as a mask, wherein the remaining polysilicon and the silicide form an MOS gate. Sidewall spacers are formed on opposing sides of the MOS gate and used in forming self aligned source and drain regions.
    Type: Grant
    Filed: January 2, 1997
    Date of Patent: November 3, 1998
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Richard Mauntel
  • Patent number: 5759880
    Abstract: A method of fabricating semiconductor devices including forming a plurality of layers of semiconductor material on the surface of a substrate, forming a mask without using a resist on the layers which can be disassociated in-situ, removing an unmasked portion of the layers to form a semiconductor device with a gate region and opposed exposed source and drain surfaces, selectively growing source and drain contact regions on the exposed source and drain surfaces respectively, the contact regions defining opposed sidewalls adjacent the gate region, disassociating the mask, forming sidewall spacers on the sidewalls, forming a metal contact on the source, drain and gate regions with the spacers preventing intercontact therebetween, and depositing a passivating layer over the semiconductor device, with all of the previous steps being performed in-situ in a modular equipment cluster.
    Type: Grant
    Filed: January 2, 1997
    Date of Patent: June 2, 1998
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Raymond K. Tsui
  • Patent number: 5756154
    Abstract: A method of masking surfaces during fabrication of semiconductor devices is disclosed, which includes providing a substrate, and in a preferred embodiment a silicon substrate. The surface is hydrogen terminated (or hydrogenated) and a metal mask is positioned on the surface so as to define a growth area and an unmasked portion on the surface. Ozone is generated at the surface, at least in the unmasked area, by exposing the surface to a light having a wavelength approximately 185 nm (an oxygen absorbing peak), so as to grow an oxide film on the unmasked portion of the surface. The metal mask is removed and the oxide film then serves as a mask for further operations and can be easily removed in situ by heating.
    Type: Grant
    Filed: January 5, 1996
    Date of Patent: May 26, 1998
    Assignee: Motorola, Inc.
    Inventors: Kumar Shiralagi, Raymond Tsui, Herbert Goronkin