Patents by Inventor Kun-Chen Tsai
Kun-Chen Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10080295Abstract: Provided are a circuit board structure and a fabrication method thereof, including the steps of: forming a first circuit layer in a first dielectric layer and exposing the first circuit layer therefrom; forming a second dielectric layer on the first dielectric layer and the first circuit layer, and forming a second circuit layer on the second dielectric layer; forming a plurality of first conductive vias in the second dielectric layer for electrically connecting to the first circuit layer to thereby dispense with a core board and electroplated holes and thus facilitate miniaturization. Further, the first dielectric layer is liquid before being hardened and is formed on the first dielectric layer that enhances the bonding between layers of the circuit board and the structure.Type: GrantFiled: November 2, 2012Date of Patent: September 18, 2018Assignee: Unimicron Technology Corp.Inventor: Kun-Chen Tsai
-
Patent number: 8786108Abstract: A package structure is provided, which includes a dielectric layer having opposing first and second surfaces, and through holes penetrating the surfaces; a strengthening layer formed on the first surface; a circuit layer formed on the second surface, and having wire bonding pads formed thereon and exposed from the through holes, and ball pads electrically connected to the wire bonding pads; a first solder mask layer formed on the first surface and the strengthening layer, and having first apertures formed therethrough for exposing the wire bonding pads; a second solder mask layer formed on the second surface and the circuit layer, and having second apertures formed therethrough for exposing the ball pads; and a semiconductor chip disposed on the first solder mask layer and electrically connected via conductive wires to the wire bonding pads exposed from the through holes. The strengthening layer ensures the steadiness of the chip to be mounted thereon without position shifting.Type: GrantFiled: June 16, 2011Date of Patent: July 22, 2014Assignee: Unimicron Technology CorporationInventor: Kun-Chen Tsai
-
Patent number: 8621900Abstract: An electric door lock including: a lock housing; an operating member having a holding part and a shaft part, the shaft part able to be placed in the lock housing, the shaft part connected to the holding part, the holding part defined as a long axis; a cog wheel able to be placed in the lock housing, the cog wheel having at least one bump; a coupling plate installed on the shaft part of the operating member, the coupling plate having at least one bulge and one protruding part, with the protruding part and the long axis of the holding part designed to move in alignment with each other; a motor placed in the lock housing; three sensor switches set separately in the lock housing; operating the motor causing the bump of the cog wheel to rotate and push the bulge of the coupling plate, so that the protruding part of the coupling plate of the electric door lock installed in the required position on a left-hand door or right-hand door, selectively touches the two sensor switches adjacent to each other, so as to reachType: GrantFiled: April 21, 2011Date of Patent: January 7, 2014Assignee: Tong Lung Metal Industry Co., Ltd.Inventors: Rong-Faa Wu, Tong-Yi Ho, Kun-Chen Tsai, Chen-Ming Lin, Ching-Chuan Kuo
-
Patent number: 8610006Abstract: A lid for a micro-electro-mechanical device and a method for fabricating the same are provided. The lid includes a board with opposite first and second surfaces and a first conductor layer. The first surface has a first metal layer thereon. The first metal layer and the board have a recess formed therein. The recess has a bottom surface and a side surface adjacent thereto. The first conductor layer is formed on the first metal layer and the bottom and side surfaces of the recess. The shielding effect of the side surface of the board is enhanced because of the recess integral to the board, the homogeneous bottom and side surfaces of the recess, and the first conductor layer covering the first metal layer, the bottom and side surfaces of the recess.Type: GrantFiled: October 23, 2009Date of Patent: December 17, 2013Assignee: Unimicron Technology CorporationInventors: Shih-Ping Hsu, Kun-Chen Tsai, Micallaef Ivan
-
Patent number: 8302297Abstract: Provided are a circuit board structure and a fabrication method thereof, including the steps of: forming a first circuit layer in a first dielectric layer and exposing the first circuit layer therefrom; forming a second dielectric layer on the first dielectric layer and the first circuit layer, and forming a second circuit layer on the second dielectric layer; forming a plurality of first conductive vias in the second dielectric layer for electrically connecting to the first circuit layer to thereby dispense with a core board and electroplated holes and thus facilitate miniaturization. Further, the first dielectric layer is liquid before being hardened and is formed on the first dielectric layer that enhances the bonding between layers of the circuit board and the structure.Type: GrantFiled: December 30, 2009Date of Patent: November 6, 2012Assignee: Unimicron Technology CorporationInventor: Kun-Chen Tsai
-
Publication number: 20120049363Abstract: A package structure is provided, which includes a dielectric layer having opposing first and second surfaces, and through holes penetrating the surfaces; a strengthening layer formed on the first surface; a circuit layer formed on the second surface, and having wire bonding pads formed thereon and exposed from the through holes, and ball pads electrically connected to the wire bonding pads; a first solder mask layer formed on the first surface and the strengthening layer, and having first apertures formed therethrough for exposing the wire bonding pads; a second solder mask layer formed on the second surface and the circuit layer, and having second apertures formed therethrough for exposing the ball pads; and a semiconductor chip disposed on the first solder mask layer and electrically connected via conductive wires to the wire bonding pads exposed from the through holes. The strengthening layer ensures the steadiness of the chip to be mounted thereon without position shifting.Type: ApplicationFiled: June 16, 2011Publication date: March 1, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: Kun-Chen Tsai
-
Publication number: 20120032282Abstract: An MEMS carrier is provided that includes a core board having a first surface and an opposite second surface, a circuit layer formed on the first surface and having a plurality of conductive pads, and a through hole formed through the first and the second surfaces; a carrier layer formed on the second surface of the core board and covering an end of the through hole; a patterned metal layer formed on a portion of the carrier layer that covers the end of the through hole; a solder mask layer formed on the first surface of the core board and the circuit layer, wherein the solder mask layer has a plurality of openings for exposing the conductive pads; and a shielding metal layer disposed on a sidewall of the through hole, the patterned metal layer, and the portion of the carrier layer that covers the end of the through hole. Without the use of a circuit board, the MEMS carrier has reduced height and size.Type: ApplicationFiled: August 4, 2011Publication date: February 9, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: Kun-Chen Tsai
-
Publication number: 20110259059Abstract: An electric door lock including: a lock housing; an operating member having a holding part and a shaft part, the shaft part able to be placed in the lock housing, the shaft part connected to the holding part, the holding part defined as a long axis; a cog wheel able to be placed in the lock housing, the cog wheel having at least one bump; a coupling plate installed on the shaft part of the operating member, the coupling plate having at least one bulge and one protruding part, with the protruding part and the long axis of the holding part designed to move in alignment with each other; a motor placed in the lock housing; three sensor switches set separately in the lock housing; operating the motor causing the bump of the cog wheel to rotate and push the bulge of the coupling plate, so that the protruding part of the coupling plate of the electric door lock installed in the required position on a left-hand door or right-hand door, selectively touches the two sensor switches adjacent to each other, so as to reachType: ApplicationFiled: April 21, 2011Publication date: October 27, 2011Inventors: Rong-Faa WU, Tong-Yi Ho, Kun-Chen Tsai, Chen-Ming Lin, Ching-Chuan Kuo
-
Publication number: 20100187003Abstract: Provided are a circuit board structure and a fabrication method thereof, including the steps of: forming a first circuit layer in a first dielectric layer and exposing the first circuit layer therefrom; forming a second dielectric layer on the first dielectric layer and the first circuit layer, and forming a second circuit layer on the second dielectric layer; forming a plurality of first conductive vias in the second dielectric layer for electrically connecting to the first circuit layer to thereby dispense with a core board and electroplated holes and thus facilitate miniaturization. Further, the first dielectric layer is liquid before being hardened and is formed on the first dielectric layer that enhances the bonding between layers of the circuit board and the structure.Type: ApplicationFiled: December 30, 2009Publication date: July 29, 2010Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: Kun-Chen Tsai
-
Publication number: 20100108345Abstract: A lid for a micro-electro-mechanical device and a method for fabricating the same are provided. The lid includes a board with opposite first and second surfaces and a first conductor layer. The first surface has a first metal layer thereon. The first metal layer and the board have a recess formed therein. The recess has a bottom surface and a side surface adjacent thereto. The first conductor layer is formed on the first metal layer and the bottom and side surfaces of the recess. The shielding effect of the side surface of the board is enhanced because of the recess integral to the board, the homogeneous bottom and side surfaces of the recess, and the first conductor layer covering the first metal layer, the bottom and side surfaces of the recess. Hence, the shielding effect upon the micro-electro-mechanical device is enhanced.Type: ApplicationFiled: October 23, 2009Publication date: May 6, 2010Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Shih-Ping Hsu, Kun-Chen Tsai, Micallaef Ivan
-
Patent number: 7485970Abstract: A semiconductor package substrate and a method for fabricating the same are proposed. An insulating layer has a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer and over the bind vias. A first resist is formed on the conductive film, having openings to expose parts of the conductive film. A patterned trace layer including a plurality of contact pads is formed in the openings and the blind vias to form conductive vias, with at least one contact pad electrically connected to one conductive via. A second resist is formed on the patterned trace layer without covering the contact pads. A metal barrier layer is formed on the contact pads. Finally, the first and second resists and parts of the conductive film covered the first resist are removed.Type: GrantFiled: June 6, 2006Date of Patent: February 3, 2009Assignee: Phoenix Precision Technology CorporationInventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Publication number: 20070130763Abstract: An electrical connection terminal of an embedded chip and a method for fabricating the same are proposed. Firstly, an insulating layer is provided on a circuit board integrated with a chip and is produced a plurality of first openings on the circuit board, wherein at least one of the first openings corresponds to a position of a conductive pad of the chip to expose the conductive pad. Then, a first metal layer is formed on the conductive pad and a conductive layer is formed on the surface of the first metal layer, insulating layer and the first openings. A patterned resist layer having a plurality of second openings is formed on the conductive layer to expose a part of the conductive layer to be subsequently deposited with a second metal layer, wherein at least one of the second openings of the resist layer is located correspondingly to the conductive pad. Subsequently, the second metal layer is formed on the exposed part of the conductive layer by an electroplating process.Type: ApplicationFiled: February 9, 2007Publication date: June 14, 2007Inventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Patent number: 7174631Abstract: An electrical connection terminal of an embedded chip and a method for fabricating the same are disclosed. An insulating layer is provided on a circuit board integrated with a chip and has a plurality of first openings for exposing a conductive pad of the chip. A first metal layer is formed on the conductive pad, and a conductive layer if formed on surfaces of the first metal layer, the insulating layer and the first openings. A patterned resist layer is formed on the conductive layer and has a plurality of second openings for exposing a part of the conductive layer corresponding to the condictive pad of the chip. A second metal layer is formed on the exposed part of the conductive layer by an electroplating process. Thus, the fabrication of conductive structure of the conductive pad of the ship and build-up of conductive circuits on the circuit board are integrated simultaneously.Type: GrantFiled: August 24, 2004Date of Patent: February 13, 2007Assignee: Phoenix Precision Technology CorporationInventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Publication number: 20060226544Abstract: A semiconductor package substrate and a method for fabricating the same are proposed. An insulating layer has a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer and over the bind vias. A first resist is formed on the conductive film, having openings to expose parts of the conductive film. A patterned trace layer including a plurality of contact pads is formed in the openings and the blind vias to form conductive vias, with at least one contact pad electrically connected to one conductive via. A second resist is formed on the patterned trace layer without covering the contact pads. A metal barrier layer is formed on the contact pads. Finally, the first and second resists and parts of the conductive film covered the first resist are removed.Type: ApplicationFiled: June 6, 2006Publication date: October 12, 2006Inventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Publication number: 20060223230Abstract: A semiconductor package substrate and a method for fabricating the same are proposed. An insulating layer has a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer and over the bind vias. A first resist is formed on the conductive film, having openings to expose parts of the conductive film. A patterned trace layer including a plurality of contact pads is formed in the openings and the blind vias to form conductive vias, with at least one contact pad electrically connected to one conductive via. A second resist is formed on the patterned trace layer without covering the contact pads. A metal barrier layer is formed on the contact pads. Finally, the first and second resists and parts of the conductive film covered the first resist are removed.Type: ApplicationFiled: June 16, 2006Publication date: October 5, 2006Inventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Patent number: 7081402Abstract: A semiconductor package substrate and a method for fabricating the same are proposed. An insulating layer has a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer and over the bind vias. A first resist is formed on the conductive film, having openings to expose parts of the conductive film. A patterned trace layer including a plurality of contact pads is formed in the openings and the blind vias to form conductive vias, with at least one contact pad electrically connected to one conductive via. A second resist is formed on the patterned trace layer without covering the contact pads. A metal barrier layer is formed on the contact pads. Finally, the first and second resists and parts of the conductive film covered the first resist are removed.Type: GrantFiled: October 27, 2003Date of Patent: July 25, 2006Assignee: Phoenix Precision Technology CorporationInventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Publication number: 20060157852Abstract: A circuit barrier structure of a semiconductor packaging substrate and a method for fabricating the same, forming a metal conductive layer on an insulating layer of the substrate and a patterned resist layer on the metal conductive layer. The patterned resist layer has a plurality of holes to expose predetermined parts of the metal conductive layer. A metal barrier layer is formed on the resist layer and in the holes. A patterned circuit layer is electroplated in the holes of the resist layer after removing the metal barrier layer on the resist layer. The resist layer and the metal conductive layer underneath the resist layer are removed. Another metal barrier layer can be formed on the circuit layer. The patterned circuit layer is covered by the metal barrier layers to prevent damage from etching to the circuit layer and inhibit migration of metal particles in the circuit layer.Type: ApplicationFiled: February 28, 2006Publication date: July 20, 2006Inventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Patent number: 7012019Abstract: A circuit barrier structure of a semiconductor packaging substrate and a method for fabricating the same, forming a metal conductive layer on an insulating layer of the substrate and a patterned resist layer on the metal conductive layer. The patterned resist layer has a plurality of holes to expose predetermined parts of the metal conductive layer. A metal barrier layer is formed on the resist layer and in the holes. A patterned circuit layer is electroplated in the holes of the resist layer after removing the metal barrier layer on the resist layer. The resist layer and the metal conductive layer underneath the resist layer are removed. Another metal barrier layer can be formed on the circuit layer. The patterned circuit layer is covered by the metal barrier layers to prevent damage from etching to the circuit layer and inhibit migration of metal particles in the circuit layer.Type: GrantFiled: June 28, 2004Date of Patent: March 14, 2006Assignee: Phoenix Precision Technology CorporationInventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Publication number: 20050224976Abstract: An electrical connection terminal of an embedded chip and a method for fabricating the same are proposed. Firstly, an insulating layer is provided on a circuit board integrated with a chip and is produced a plurality of first openings on the circuit board, wherein at least one of the first openings corresponds to a position of a conductive pad of the chip to expose the conductive pad. Then, a first metal layer is formed on the conductive pad and a conductive layer is formed on the surface of the first metal layer, insulating layer and the first openings. A patterned resist layer having a plurality of second openings is formed on the conductive layer to expose a part of the conductive layer to be subsequently deposited with a second metal layer, wherein at least one of the second openings of the resist layer is located correspondingly to the conductive pad. Subsequently, the second metal layer is formed on the exposed part of the conductive layer by an electroplating process.Type: ApplicationFiled: August 24, 2004Publication date: October 13, 2005Inventors: Shih-Ping Hsu, Kun-Chen Tsai
-
Publication number: 20050082672Abstract: A circuit barrier structure of a semiconductor packaging substrate and a method for fabricating the same, forming a metal conductive layer on an insulating layer of the substrate and a patterned resist layer on the metal conductive layer. The patterned resist layer has a plurality of holes to expose predetermined parts of the metal conductive layer. A metal barrier layer is formed on the resist layer and in the holes. A patterned circuit layer is electroplated in the holes of the resist layer after removing the metal barrier layer on the resist layer. The resist layer and the metal conductive layer underneath the resist layer are removed. Another metal barrier layer can be formed on the circuit layer. The patterned circuit layer is covered by the metal barrier layers to prevent damage from etching to the circuit layer and inhibit migration of metal particles in the circuit layer.Type: ApplicationFiled: June 28, 2004Publication date: April 21, 2005Inventors: Shih-Ping Hsu, Kun-Chen Tsai