Patents by Inventor Kuntal Joardar
Kuntal Joardar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11152341Abstract: In some examples, an integrated circuit includes a plurality of power modules formed on a substrate, including a first power module located between second and third power modules. The first power module is configured to conduct a load current, and includes a power transistor and first and second sense transistors. The first sense transistor is disposed at a first position between the second power module and a central axis of the first power module, and the second sense transistor is disposed at a second position between the third power module and the central axis. The first sense transistor is configured to conduct a first sense current; and the second sense transistor is configured to conduct a second sense current. The first and second sense transistors are configured to direct the first and second sense currents toward a measurement circuit that is configured to determine a derived sense current indicative of the load current.Type: GrantFiled: July 2, 2019Date of Patent: October 19, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Kuntal Joardar, Min Chu, Vijay Krishnamurthy, Tikno Harjono
-
Publication number: 20210005587Abstract: In some examples, an integrated circuit includes a plurality of power modules formed on a substrate, including a first power module located between second and third power modules. The first power module is configured to conduct a load current, and includes a power transistor and first and second sense transistors. The first sense transistor is disposed at a first position between the second power module and a central axis of the first power module, and the second sense transistor is disposed at a second position between the third power module and the central axis. The first sense transistor is configured to conduct a first sense current; and the second sense transistor is configured to conduct a second sense current. The first and second sense transistors are configured to direct the first and second sense currents toward a measurement circuit that is configured to determine a derived sense current indicative of the load current.Type: ApplicationFiled: July 2, 2019Publication date: January 7, 2021Inventors: Kuntal JOARDAR, Min CHU, Vijay KRISHNAMURTHY, Tikno HARJONO
-
Patent number: 10679938Abstract: An electronic device comprises a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a first gate, a first terminal, and a second terminal; a first sense transistor integrated in the first semiconductor die, the first sense transistor comprising a second gate and third and fourth terminals, the second gate coupled to the first gate and the fourth terminal coupled to the second terminal; a first resistor integrated in the first semiconductor die, the first resistor has a first temperature coefficient; a second sense transistor integrated in the first semiconductor die, the second sense transistor comprising a third gate and seventh and eighth terminals, the third gate coupled to the first gate and the eighth terminal coupled to the second terminal; and a second resistor integrated in the first semiconductor die, the second resistor has a second temperature coefficient.Type: GrantFiled: July 31, 2018Date of Patent: June 9, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Kuntal Joardar, Min Chu, Vijay Krishnamurthy, Tikno Harjono, Ankur Chauhan, Vinayak Hegde, Manish Srivastava
-
Publication number: 20200043849Abstract: An electronic device comprises a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a first gate, a first terminal, and a second terminal; a first sense transistor integrated in the first semiconductor die, the first sense transistor comprising a second gate and third and fourth terminals, the second gate coupled to the first gate and the fourth terminal coupled to the second terminal; a first resistor integrated in the first semiconductor die, the first resistor has a first temperature coefficient; a second sense transistor integrated in the first semiconductor die, the second sense transistor comprising a third gate and seventh and eighth terminals, the third gate coupled to the first gate and the eighth terminal coupled to the second terminal; and a second resistor integrated in the first semiconductor die, the second resistor has a second temperature coefficient.Type: ApplicationFiled: July 31, 2018Publication date: February 6, 2020Inventors: Kuntal JOARDAR, Min CHU, Vijay KRISHNAMURTHY, Tikno HARJONO, Ankur CHAUHAN, Vinayak HEGDE, Manish SRIVASTAVA
-
Patent number: 10422818Abstract: An electronic device comprises: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled to the second terminal of the power transistor; and a first resistor integrated in the first semiconductor die, the first resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the first resistor comprising a first terminal and a second terminal, wherein the first terminal of the first resistor is coupled to the first terminal of the sense transistor.Type: GrantFiled: December 30, 2017Date of Patent: September 24, 2019Assignee: Texas Instruments IncorporatedInventors: Tikno Harjono, Vijay Krishnamurthy, Min Chu, Kuntal Joardar, Gary Eugene Daum, Subrato Roy, Vinayak Hegde, Ankur Chauhan, Sathish Vallamkonda, Md Abidur Rahman, Eung Jung Kim
-
Publication number: 20190204361Abstract: An electronic device comprises: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled to the second terminal of the power transistor; and a first resistor integrated in the first semiconductor die, the first resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the first resistor comprising a first terminal and a second terminal, wherein the first terminal of the first resistor is coupled to the first terminal of the sense transistor.Type: ApplicationFiled: December 30, 2017Publication date: July 4, 2019Inventors: Tikno HARJONO, Vijay KRISHNAMURTHY, Min CHU, Kuntal JOARDAR, Gary Eugene DAUM, Subrato ROY, Vinayak HEGDE, Ankur CHAUHAN, Sathish VALLAMKONDA, Md Abidur RAHMAN, Eung Jung KIM
-
Patent number: 6509609Abstract: A grooved channel Schottky contacted MOSFET has asymmetric source and drain regions. The MOSFET includes an undoped silicon substrate with a background doping concentration of less than about 1017 cm−3. A grooved channel is formed in a first surface of the substrate. A first metal silicide material is formed in a first side of the grooved channel, forming a source region, and a second metal silicide material is formed on a second side of the grooved channel, forming a drain region. A metal gate is formed in the grooved channel. The grooved structure allows the off-state current to be reduced to less than 50 pA/&mgr;m. Further, the feature size can be scaled down to 10 nm without strong short-channel effects (DIBL<0.063) and the gate delay (CV/I) is reduced to 2.4 ps.Type: GrantFiled: June 18, 2001Date of Patent: January 21, 2003Assignee: Motorola, Inc.Inventors: Yaohui Zhang, Bich-Yen Nguyen, Kuntal Joardar, Daniel Thanh-Khac Pham
-
Publication number: 20030011009Abstract: A grooved channel Schottky contacted MOSFET has asymmetric source and drain regions. The MOSFET includes an undoped silicon substrate with a background doping concentration of less than about 1017 cm−3. A grooved channel is formed in a first surface of the substrate. A first metal silicide material is formed in a first side of the grooved channel, forming a source region, and a second metal silicide material is formed on a second side of the grooved channel, forming a drain region. A metal gate is formed in the grooved channel. The grooved structure allows the off-state current to be reduced to less than 50 pA/&mgr;m. Further, the feature size can be scaled down to 10 nm without strong short-channel effects (DIBL<0.063) and the gate delay (CV/I) is reduced to 2.4 ps.Type: ApplicationFiled: June 18, 2001Publication date: January 16, 2003Applicant: Motorola, Inc.Inventors: Yaohui Zhang, Bich-Yen Nguyen, Kuntal Joardar, Daniel Thanh-Khac Pham
-
Patent number: 6225674Abstract: A semiconductor structure (10) having device isolation structures (43, 44) and shielding structures (39, 40). The shielding structures (39, 40) are formed in a semiconductor material (11) and the device isolation structures (43, 44) are formed within the corresponding shielding structures (39, 40). A noise generating device is formed within a first shielding structure (43) and a noise sensitive device is formed within a second shielding structure (44). The two shielding structures (39, 40) are grounded and prevent noise from the noise generating device from interfering with the noise sensitive device.Type: GrantFiled: April 2, 1999Date of Patent: May 1, 2001Assignee: Motorola, Inc.Inventors: Ik-Sung Lim, David G. Morgan, Kuntal Joardar
-
Patent number: 5936454Abstract: A laterally formed bipolar transistor receives independent base biasing at a base terminal and gate biasing at a gate terminal for providing high forward current gain and improved frequency response. The collector and emitter are formed with a first conductivity type and disposed in a well having a second conductivity type. The gate of the lateral transistor is formed adjacent to the well between the collector and emitter and receives the gate bias. The base of the lateral transistor is formed adjacent to the well and receiving the base bias. The combination of independent base and gate biasing provides more mobile carries to improve the forward current gain and frequency response of the lateral transistor while reducing its overall area.Type: GrantFiled: June 1, 1993Date of Patent: August 10, 1999Assignee: Motorola, Inc.Inventor: Kuntal Joardar
-
Patent number: 5900763Abstract: An integrated circuit (10) provides analog and digital circuitry on a common substrate (12). A first digital circuit (14) operates in combination with an analog circuit (18) to perform a useful function. A second duplicate digital circuit (26) is disposed adjacent to the first digital circuit and operates out-of-phase with respect to the first digital circuit. The second duplicate digital circuit introduces voltage spikes equal and opposite to the voltage spikes introduced into the substrate by the first digital circuit. The equal and opposite voltage spikes tend to cancel and thereby minimize cross-talk between the digital and analog circuits. A guard ring (16,28) surrounds each of the first and second digital circuits and the analog circuit to reduce voltage spikes into the substrates. By minimizing cross-talk, the analog circuit operates without interference from the digital circuits.Type: GrantFiled: October 11, 1994Date of Patent: May 4, 1999Assignee: Motorola, Inc.Inventors: Irfan Rahim, Bor-Yuan Hwang, Kuntal Joardar
-
Patent number: 5687355Abstract: The present invention generates a model of a graded channel transistor having at least two channel portions of differing doping concentrations. The present invention assumes a uniform doping concentration of each channel portion. Each of the channel portions is modeled using a standard transistor model (100, 120) with junction voltages (64) resulting between the transistor models. The junction voltages (64) are determined to be at a level such that the channel currents of the transistor models (60, 62) are equal. Once the junction voltages (64) are determined, the parameters of the transistor models (60, 62) are determined. Once the transistor models (60, 62) are determined, the models are combined to produce a composite transistor model (70) for the transistor using standard circuit reduction techniques. The composite model produced is scalable with respect to geometry, is continuous, and is differentiable.Type: GrantFiled: August 21, 1995Date of Patent: November 11, 1997Assignee: Motorola, Inc.Inventors: Kuntal Joardar, Kiran Kumar Gullapalli
-
Patent number: 5623159Abstract: An improved isolation structure for a semiconductor device includes a p-type semiconductor substrate (12) with a p-type well (28) disposed in the substrate (12). A continuous plurality of n-type regions (14, 16, 26) is disposed around the p-type well (28), and the continuous plurality of n-type regions (14, 16, 26) fully isolates the p-type well (28) from the substrate (12) except that the continuous plurality of regions (14, 16, 26) comprises one or more p-type gaps (18) that electrically connect the p-type well (28) to the p-type substrate (12). The use of the gap (18) improves cross-talk suppression in mixed-mode integrated circuits at higher frequencies, for example greater than 50 MHz.Type: GrantFiled: April 4, 1996Date of Patent: April 22, 1997Assignee: Motorola, Inc.Inventors: David J. Monk, Kuntal Joardar
-
Patent number: 5475255Abstract: A circuit die 100 with improved substrate noise isolation may be achieved by providing a first circuit element 102 and a second circuit element 103 on a substrate 101. The first circuit element 102 generally injects noise into the substrate 101 while the second circuit element 103 is adversely affected by noise being carried in the substrate 101. To reduce the noise interference, a noise isolation ring 104-017 may be placed around the first circuit element 102 and/or the second circuit element 103 wherein the noise isolation ring is of a conducted material. A first lead 202 is electrically connected to a first circuit element 102, a second lead 205 is electrically connected to the second circuit element 103, and a third lead 201 is electrically connected to the noise isolation ring 105, wherein the third lead 201 is electrically isolated from both the first and second leads 202 and 205.Type: GrantFiled: June 30, 1994Date of Patent: December 12, 1995Assignee: Motorola Inc.Inventors: Kuntal Joardar, Jeffrey D. Ganger, Sangil Park
-
Patent number: 5467057Abstract: A variable gain amplifier (10) provides a controllable amplification of an input signal as determined by a gate voltage. The variable gain amplifier takes on the form of a differential amplifier with first and second emitter-coupled lateral NPN bipolar transistors (12, 26) each having a gate (60) spanning the base region (48). The bases of the first and second transistors are biased with resistors (20-22, 30-32) coupled between V.sub.cc and ground potential. The gate voltage effects the conductivity through the base region and provides control over the forward current gain of the transistors. A third lateral NPN bipolar transistor (70) is added in parallel with the first transistor and operates with a separate gate voltage to provide two modes of amplification.Type: GrantFiled: October 11, 1994Date of Patent: November 14, 1995Assignee: Motorola, Inc.Inventor: Kuntal Joardar