Patents by Inventor Kuo-Hsuan Lo
Kuo-Hsuan Lo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230253494Abstract: A high voltage device includes: a semiconductor layer, a well, a drift oxide region, a body region, a gate, a source, a drain, and a field plate. The well has a first conductivity type, and is formed in a semiconductor layer. The drift oxide region is formed on the semiconductor layer. The body region has a second conductivity type, and is formed in the semiconductor layer, wherein the body region and a drift region are connected in a channel direction. The gate is formed on the semiconductor layer. The source and the drain have the first conductivity type, and are formed in the semiconductor layer, wherein the source and the drain are in the body region and the well, respectively. The field plate is formed on and connected with the drift oxide region, wherein the field plate is electrically conductive and has a temperature coefficient (TC) not higher than 4 ohm/° C.Type: ApplicationFiled: June 22, 2022Publication date: August 10, 2023Inventors: Kuo-Hsuan Lo, Chien-Hao Huang, Yu-Ting Yeh, Chu-Feng Chen, Wu-Te Weng
-
Publication number: 20230045843Abstract: A power device includes: a semiconductor layer, a well region, a body region, a gate, a source, a drain, a field oxide region, and a self-aligned drift region. The field oxide region is formed on an upper surface of the semiconductor layer, wherein the field oxide region is located between the gate and the drain. The field oxide region is formed by steps including a chemical mechanical polish (CMP) process step. The self-aligned drift region is formed in the semiconductor layer, wherein the self-aligned drift region is entirely located vertically below and in contact with the field oxide region.Type: ApplicationFiled: May 19, 2022Publication date: February 16, 2023Inventors: Yu-Ting Yeh, Kuo-Hsuan Lo, Chien-Hao Huang, Chu-Feng Chen, Wu-Te Weng
-
Publication number: 20230046174Abstract: A power device includes: a semiconductor layer, a well region, a body region, a gate, a source, a drain, a first salicide block (SAB) layer and a second SAB layer. The first SAB layer is formed on a top surface of the semiconductor layer, and is located between the gate and the drain, wherein a part of the well is located vertically below and in contact with the first SAB layer. The second SAB layer is formed vertically above and in contact with the first SAB layer.Type: ApplicationFiled: May 5, 2022Publication date: February 16, 2023Inventors: Kuo-Hsuan Lo, Chien-Hao Huang, Chu-Feng Chen, Wu-Te Weng
-
Publication number: 20220376110Abstract: A power device includes: a semiconductor layer, a well region, a body region, a gate, a sub-gate, a source, a drain, and an electric field adjustment region. The sub-gate is formed above a top surface of the semiconductor layer, wherein a portion of the well region is located vertically beneath the sub-gate. The sub-gate is not directly connected to the gate. The electric field adjustment region has a conductivity type which is opposite to that of the well region. The electric field adjustment region is formed beneath and not in contact with the top surface of the semiconductor layer. The electric field adjustment region is located in the well region of the semiconductor layer, and at least a portion of the electric field adjustment region is located vertically beneath the sub-gate.Type: ApplicationFiled: April 21, 2022Publication date: November 24, 2022Inventors: Kuo-Hsuan Lo, Chien-Hao Huang, Chu-Feng Chen, Wu-Te Weng, Chien-Wei Chiu
-
Patent number: 10600895Abstract: The invention provides a power device, which includes: an operation layer, including a top surface, a body region and a drift region, the body region and the drift region being connected in a lateral direction, to form a PN junction along a channel width direction between the body region and the drift region; a gate, formed on the top surface, and the PN junction is located under the gate; a source, formed in a portion of the operation layer between the body region and the top surface; a drain, formed in another portion of the operation layer between the drift region and the top surface; a first conduction portion, formed on the top surface for electrically connecting the source; a conduction layer, formed on the first conduction portion and electrically connected to the source via the first conduction portion; and a second conduction portion, formed on the top surface and between the conduction layer and the drift region in a thickness direction, for electrically connecting the drift region and the conductioType: GrantFiled: February 18, 2019Date of Patent: March 24, 2020Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Kuo-Hsuan Lo, Tsung-Yi Huang
-
Publication number: 20190181253Abstract: The invention provides a power device, which includes: an operation layer, including a top surface, a body region and a drift region, the body region and the drift region being connected in a lateral direction, to form a PN junction along a channel width direction between the body region and the drift region; a gate, formed on the top surface, and the PN junction is located under the gate; a source, formed in a portion of the operation layer between the body region and the top surface; a drain, formed in another portion of the operation layer between the drift region and the top surface; a first conduction portion, formed on the top surface for electrically connecting the source; a conduction layer, formed on the first conduction portion and electrically connected to the source via the first conduction portion; and a second conduction portion, formed on the top surface and between the conduction layer and the drift region in a thickness direction, for electrically connecting the drift region and the conductioType: ApplicationFiled: February 18, 2019Publication date: June 13, 2019Inventors: Kuo-Hsuan Lo, Tsung-Yi Huang
-
Publication number: 20180191247Abstract: The invention provides a power device, which includes: an operation layer, including a top surface, a body region and a drift region, the body region and the drift region being connected in a lateral direction, to form a PN junction along a channel width direction between the body region and the drift region; a gate, formed on the top surface, and the PN junction is located under the gate; a source, formed in a portion of the operation layer between the body region and the top surface; a drain, formed in another portion of the operation layer between the drift region and the top surface; a first conduction portion, formed on the top surface for electrically connecting the source; a conduction layer, formed on the first conduction portion and electrically connected to the source via the first conduction portion; and a second conduction portion, formed on the top surface and between the conduction layer and the drift region in a thickness direction, for electrically connecting the drift region and the conductioType: ApplicationFiled: May 5, 2017Publication date: July 5, 2018Inventors: Kuo-Hsuan Lo, Tsung-Yi Huang
-
Patent number: 9257421Abstract: The present invention discloses a transient voltage suppression (TVS) device and a manufacturing method thereof. The TVS device limits a voltage drop between two terminals thereof not to exceed a clamp voltage. The TVS device is formed in a stack substrate including a semiconductor substrate, a P-type first epitaxial layer, and a second epitaxial layer stacked in sequence. In the TVS device, a first PN diode is connected to a Zener diode in series, wherein the series circuit is surrounded by a first shallow trench isolation (STI) region; and a second PN diode is connected in parallel to the series circuit, wherein the second PN diode is surrounded by a second STI region. The first STI region and the second STI region both extend from an upper surface to the second epitaxial layer, but not to the first epitaxial layer.Type: GrantFiled: June 2, 2015Date of Patent: February 9, 2016Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Kuo-Hsuan Lo, Wu-Te Weng
-
Publication number: 20150364460Abstract: The present invention discloses a transient voltage suppression (TVS) device and a manufacturing method thereof. The TVS device limits a voltage drop between two terminals thereof not to exceed a clamp voltage. The TVS device is formed in a stack substrate including a semiconductor substrate, a P-type first epitaxial layer, and a second epitaxial layer stacked in sequence. In the TVS device, a first PN diode is connected to a Zener diode in series, wherein the series circuit is surrounded by a first shallow trench isolation (STI) region; and a second PN diode is connected in parallel to the series circuit, wherein the second PN diode is surrounded by a second STI region. The first STI region and the second STI region both extend from an upper surface to the second epitaxial layer, but not to the first epitaxial layer.Type: ApplicationFiled: June 2, 2015Publication date: December 17, 2015Applicant: RICHTEK TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Kuo-Hsuan Lo, Wu-Te Weng
-
Patent number: 9105656Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device includes: a first conductive type substrate in which isolation regions are formed for defining a device region; agate formed on the first conductive type substrate; a source and a drain formed in the device region and located at both sides of the gate respectively, and doped with second conductive type impurities; a second conductive type well, which is formed in the first conductive type substrate, and surrounds the drain from top view; and a first deep trench isolation structure, which is formed in the first conductive type substrate, and is located in the second conductive type well between the source and the drain from top view, wherein the depth of the first deep trench isolation structure is deeper than the second conductive type well from the cross-sectional view.Type: GrantFiled: October 16, 2013Date of Patent: August 11, 2015Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Kuo-Hsuan Lo
-
Publication number: 20140045313Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device includes: a first conductive type substrate in which isolation regions are formed for defining a device region; agate formed on the first conductive type substrate; a source and a drain formed in the device region and located at both sides of the gate respectively, and doped with second conductive type impurities; a second conductive type well, which is formed in the first conductive type substrate, and surrounds the drain from top view; and a first deep trench isolation structure, which is formed in the first conductive type substrate, and is located in the second conductive type well between the source and the drain from top view, wherein the depth of the first deep trench isolation structure is deeper than the second conductive type well from the cross-sectional view.Type: ApplicationFiled: October 16, 2013Publication date: February 13, 2014Applicant: RICHTEK TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Kuo-Hsuan Lo
-
Patent number: 8643136Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device includes: a first conductive type substrate in which isolation regions are formed for defining a device region; a gate formed on the first conductive type substrate; a source and a drain formed in the device region and located at both sides of the gate respectively, and doped with second conductive type impurities; a second conductive type well, which is formed in the first conductive type substrate, and surrounds the drain from top view; and a first deep trench isolation structure, which is formed in the first conductive type substrate, and is located in the second conductive type well between the source and the drain from top view, wherein the depth of the first deep trench isolation structure is deeper than the second conductive type well from the cross-sectional view.Type: GrantFiled: March 1, 2011Date of Patent: February 4, 2014Assignee: Richtek Technology CorporationInventors: Tsung-Yi Huang, Kuo-Hsuan Lo
-
Publication number: 20120223384Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device includes: a first conductive type substrate in which isolation regions are formed for defining a device region; a gate formed on the first conductive type substrate; a source and a drain formed in the device region and located at both sides of the gate respectively, and doped with second conductive type impurities; a second conductive type well, which is formed in the first conductive type substrate, and surrounds the drain from top view; and a first deep trench isolation structure, which is formed in the first conductive type substrate, and is located in the second conductive type well between the source and the drain from top view, wherein the depth of the first deep trench isolation structure is deeper than the second conductive type well from the cross-sectional view.Type: ApplicationFiled: March 1, 2011Publication date: September 6, 2012Inventors: TSUNG-YI HUANG, Kuo-Hsuan Lo
-
Publication number: 20120181653Abstract: The present invention discloses a semiconductor PN junction structure and a manufacturing method thereof. From top view, the PN junction includes a staggered comb-teeth structure. The PN junction forms a depletion region with enhanced breakdown voltage, hence broadening the applications of a semiconductor device having such PN junction.Type: ApplicationFiled: January 13, 2011Publication date: July 19, 2012Inventors: TSUNG-YI HUANG, Hung-Der Su, Kuo-Cheng Chang, Chun-Yi Hung, Kuo-Hsuan Lo, Jeng Gong
-
Publication number: 20020122415Abstract: The invention discloses an Internet phone transmitting signals through a USB interface, which comprises a thin client and a digital phone. The USB interface connects the thin client and the digital phone. The phone communication is achieved through the online function of the thin client. The voice message sending procedure transmits outgoing message signals to the thin client through the USB interface. The thin client converts the outgoing message signals into an outgoing message VOIP package. The outgoing message VOIP package is then transmitted through a network to a target. The voice message receiving procedure transmits an incoming message VOIP package from the target back to the thin client through the network and converts the incoming message VOIP package into incoming message signals. Further through the USB interface, the incoming message signals are transmitted to the digital phone.Type: ApplicationFiled: March 1, 2001Publication date: September 5, 2002Inventors: Ju-Nan Chang, Kuo-Hsuan Lo, Shao-Yang Chuang