Patents by Inventor Kuo-Yu Huang
Kuo-Yu Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12191341Abstract: The present invention provides a light emitting panel, which includes: a substrate, at least one light emitting element disposed on the substrate, and a reflective structure layer. The reflective structure layer includes a plurality of first microstructure units disposed on the substrate and distributed around the at least one light emitting element, and a plurality of second microstructure units disposed on and overlapping the first microstructure units. A spacing between adjacent first microstructure units among the first microstructure units is less than a spacing between adjacent second microstructure units among the second microstructure units.Type: GrantFiled: June 16, 2022Date of Patent: January 7, 2025Assignee: AU OPTRONICS CORPORATIONInventors: Shiw Chieh Wang, Kuan-Hsien Wu, Kuo-Yu Huang, You-Yuan Hu, Shih-Pin Cheng
-
Publication number: 20240413285Abstract: A display device includes a substrate, a transistor, a first conductive feature, a conductive pad and a light-emitting device. The substrate has a first area. The transistor is located in the first area. The first conductive feature is located over the transistor and electrically connects a source/drain of the transistor. The first conductive feature includes a first protective layer and a first conductive layer. The first protective layer has a first thickness and at least includes titanium. The first conductive layer is located above the first protective layer, has a second thickness and includes aluminum. The second thickness is greater than the first thickness. The conductive pad is located on the first conductive feature and electrically connects the first conductive feature. The conductive pad at least includes nickel and gold. The light-emitting device is located on the conductive pad and electrically connects the conductive pad.Type: ApplicationFiled: December 27, 2023Publication date: December 12, 2024Inventors: Wen-Ching SUNG, Kuo-Yu Huang
-
Publication number: 20240145482Abstract: A thin film transistor includes a bottom gate, a semiconductor layer, a top gate, a first auxiliary conductive pattern, a source, and a drain. The semiconductor layer includes a first semiconductor region, a second semiconductor region, a first heavily doped region, a second heavily doped region, a third heavily doped region, a first lightly doped region, a second lightly doped region, and a third lightly doped region. The first heavily doped region and the second heavily doped region are respectively located on two sides of the first semiconductor region. Two ends of the second semiconductor region are directly connected to the third heavily doped region and the third lightly doped region, respectively. The top gate is electrically connected to the bottom gate. The source and the drain are respectively electrically connected to the third heavily doped region and the second heavily doped region of the semiconductor layer.Type: ApplicationFiled: December 19, 2022Publication date: May 2, 2024Applicant: AUO CorporationInventors: Ssu-Hui Lu, Chang-Hung Li, Kuo-Yu Huang, Maw-Song Chen
-
Patent number: 11901369Abstract: A pixel array substrate, including multiple pixel structures, multiple data lines, multiple scan line groups, multiple transfer line groups, multiple connection terminal groups, and multiple bridge line groups, is provided. The multiple data lines are electrically connected to the multiple pixel structures and arranged in a first direction. Each scan line group includes multiple scan lines arranged in a second direction. The multiple scan lines of the multiple scan line groups are electrically connected to the multiple pixel structures. Each transfer line group includes multiple transfer lines arranged in the first direction. The multiple transfer lines of each transfer line group are electrically connected to the multiple scan lines of a corresponding scan line group. The bridge line groups are structurally separated. Each bridge line group is electrically connected to a corresponding transfer line group and a corresponding connection terminal group.Type: GrantFiled: July 27, 2021Date of Patent: February 13, 2024Assignee: Au Optronics CorporationInventors: Mu-Kai Wang, Ai-Ju Tsai, Kuo-Yu Huang, Yueh-Hung Chung
-
Publication number: 20230019253Abstract: The present invention provides a light emitting panel, which includes: a substrate, at least one light emitting element disposed on the substrate, and a reflective structure layer. The reflective structure layer includes a plurality of first microstructure units disposed on the substrate and distributed around the at least one light emitting element, and a plurality of second microstructure units disposed on and overlapping the first microstructure units. A spacing between adjacent first microstructure units among the first microstructure units is less than a spacing between adjacent second microstructure units among the second microstructure units.Type: ApplicationFiled: June 16, 2022Publication date: January 19, 2023Inventors: SHIW CHIEH WANG, KUAN-HSIEN WU, KUO-YU HUANG, YOU-YUAN HU, SHIH-PIN CHENG
-
Patent number: 11467458Abstract: A circuit substrate includes a substrate, an active device, a first signal line, a second signal line, a shielding electrode, a data line, a pixel electrode, and a common electrode. The first signal line is electrically connected to the active device, and includes a main portion and a connection portion connected to the main portion. The main portion extends along a first direction. The second signal line extends along a second direction. The second signal line is electrically connected to the connection portion. The shielding electrode overlaps the connection portion in a normal direction of the substrate. The shielding electrode and the second signal line belong to a same conductive layer. The data line is electrically connected to the active device. The common electrode is electrically connected to the shielding electrode.Type: GrantFiled: October 20, 2021Date of Patent: October 11, 2022Assignee: AU OPTRONICS CORPORATIONInventors: Jia-Hong Ye, Kuo-Yu Huang
-
Publication number: 20220059573Abstract: A pixel array substrate, including multiple pixel structures, multiple data lines, multiple scan line groups, multiple transfer line groups, multiple connection terminal groups, and multiple bridge line groups, is provided. The multiple data lines are electrically connected to the multiple pixel structures and arranged in a first direction. Each scan line group includes multiple scan lines arranged in a second direction. The multiple scan lines of the multiple scan line groups are electrically connected to the multiple pixel structures. Each transfer line group includes multiple transfer lines arranged in the first direction. The multiple transfer lines of each transfer line group are electrically connected to the multiple scan lines of a corresponding scan line group. The bridge line groups are structurally separated. Each bridge line group is electrically connected to a corresponding transfer line group and a corresponding connection terminal group.Type: ApplicationFiled: July 27, 2021Publication date: February 24, 2022Applicant: Au Optronics CorporationInventors: Mu-Kai Wang, Ai-Ju Tsai, Kuo-Yu Huang, Yueh-Hung Chung
-
Patent number: 11227874Abstract: A photosensitive element and a manufacturing method thereof are provided. The manufacturing method of the photosensitive element includes successively depositing a second conductive layer, a photosensitive material layer, and a first top electrode material layer on a substrate; forming a first patterned photoresist layer on the first top electrode material layer; patterning the first top electrode material layer by using the first patterned photoresist layer as a mask to form a first top electrode; removing the first patterned photoresist layer; patterning the photosensitive material layer by using the first top electrode as a mask to form a photosensitive layer; forming an insulation layer having an opening on the first top electrode; and forming a second top electrode on the insulation layer, and the second top electrode is electrically connected to the first top electrode via the opening.Type: GrantFiled: March 21, 2019Date of Patent: January 18, 2022Assignee: Au Optronics CorporationInventors: Po-Chao Chang, Ruei-Pei Chen, Kuo-Yu Huang, Chao-Chien Chiu
-
Patent number: 11175555Abstract: A display panel includes a substrate, at least one first transistor, and at least one second transistor. The substrate includes at least one reflective region and at least one transmissible region. The first transistor is configured on the substrate and located on the corresponding reflective region. Each of the first transistors includes a first active layer. The second transistor is configured on the substrate and located on the corresponding transmissible region. Each of the second transistors includes a second active layer. A material of the first active layer is different from a material of the second active layer.Type: GrantFiled: April 30, 2019Date of Patent: November 16, 2021Assignee: AU OPTRONICS CORPORATIONInventors: Ming-Yao Chen, Kuo-Yu Huang
-
Patent number: 11127808Abstract: An active device substrate and a manufacturing method thereof are provided. The active device substrate includes a substrate, first and second scan lines, a data line, first and second active devices and first and second pixel electrodes. The first active device includes a first semiconductor channel layer, a first gate, a first source and a first drain. The first gate is electrically connected to the first scan line. The first pixel electrode is electrically connected to the first drain. The second active device includes a second semiconductor channel layer, a second gate and a second drain. The first semiconductor channel layer is connected to a source region of the second semiconductor channel layer. The first semiconductor channel layer and the second semiconductor channel layer belong to same layer. The second gate is electrically connected to the second scan line. The second pixel electrode is electrically connected to the second drain.Type: GrantFiled: August 19, 2019Date of Patent: September 21, 2021Assignee: Au Optronics CorporationInventors: Ming-Yao Chen, Kuo-Yu Huang, Wen-Yi Hsu
-
Patent number: 10969618Abstract: An opposite substrate including a substrate, first light-shielding patterns, second light-shielding patterns, a planarization layer and support members is provided. The support members are located in primary support regions and secondary support regions of the opposite substrate. The first light-shielding patterns respectively extend along a first direction, and a material of the first light-shielding patterns includes an organic material. The second light-shielding patterns respectively extend along a second direction, and a material of the second light-shielding patterns includes metal. The first light-shielding patterns and the second light-shielding patterns are respectively located at opposite sides of the planarization layer. Alternatively, the first light-shielding patterns and the second light-shielding patterns are located at the same side of the planarization layer, and the planarization layer has openings respectively overlapped with the support members located in the secondary support regions.Type: GrantFiled: April 23, 2020Date of Patent: April 6, 2021Assignee: Au Optronics CorporationInventors: Ssu-Hui Lu, Jia-Hong Ye, Kuo-Yu Huang
-
Patent number: 10811441Abstract: A pixel array substrate including a substrate, an active device, a planarization layer, a first conductive layer, a first insulation layer and a second conductive layer is provided. The active device is disposed on the substrate. The planarization layer covers the active device and has a first opening. The first conductive layer is disposed on the planarization layer and is electrically connected with a first end of the active device. The first insulation layer is disposed on the first conductive layer. The second conductive layer is disposed on the first insulation layer. The first conductive layer and the second conductive layer cover a side surface of the first opening of the planarization layer.Type: GrantFiled: June 14, 2019Date of Patent: October 20, 2020Assignee: Au Optronics CorporationInventors: Ming-Yao Chen, Kuo-Yu Huang, Wen-Ching Sung
-
Publication number: 20200152662Abstract: A pixel array substrate including a substrate, an active device, a planarization layer, a first conductive layer, a first insulation layer and a second conductive layer is provided. The active device is disposed on the substrate. The planarization layer covers the active device and has a first opening. The first conductive layer is disposed on the planarization layer and is electrically connected with a first end of the active device. The first insulation layer is disposed on the first conductive layer. The second conductive layer is disposed on the first insulation layer. The first conductive layer and the second conductive layer cover a side surface of the first opening of the planarization layer.Type: ApplicationFiled: June 14, 2019Publication date: May 14, 2020Applicant: Au Optronics CorporationInventors: Ming-Yao Chen, Kuo-Yu Huang, Wen-Ching Sung
-
Publication number: 20200105857Abstract: An active device substrate and a manufacturing method thereof are provided. The active device substrate includes a substrate, first and second scan lines, a data line, first and second active devices and first and second pixel electrodes. The first active device includes a first semiconductor channel layer, a first gate, a first source and a first drain. The first gate is electrically connected to the first scan line. The first pixel electrode is electrically connected to the first drain. The second active device includes a second semiconductor channel layer, a second gate and a second drain. The first semiconductor channel layer is connected to a source region of the second semiconductor channel layer. The first semiconductor channel layer and the second semiconductor channel layer belong to same layer. The second gate is electrically connected to the second scan line. The second pixel electrode is electrically connected to the second drain.Type: ApplicationFiled: August 19, 2019Publication date: April 2, 2020Applicant: Au Optronics CorporationInventors: Ming-Yao Chen, Kuo-Yu Huang, Wen-Yi Hsu
-
Publication number: 20190371823Abstract: A photosensitive element and a manufacturing method thereof are provided. The manufacturing method of the photosensitive element includes successively depositing a second conductive layer, a photosensitive material layer, and a first top electrode material layer on a substrate; forming a first patterned photoresist layer on the first top electrode material layer; patterning the first top electrode material layer by using the first patterned photoresist layer as a mask to form a first top electrode; removing the first patterned photoresist layer; patterning the photosensitive material layer by using the first top electrode as a mask to form a photosensitive layer; forming an insulation layer having an opening on the first top electrode; and forming a second top electrode on the insulation layer, and the second top electrode is electrically connected to the first top electrode via the opening.Type: ApplicationFiled: March 21, 2019Publication date: December 5, 2019Applicant: Au Optronics CorporationInventors: Po-Chao Chang, Ruei-Pei Chen, Kuo-Yu Huang, Chao-Chien Chiu
-
Publication number: 20190339554Abstract: A display panel includes a substrate, at least one first transistor, and at least one second transistor. The substrate includes at least one reflective region and at least one transmissible region. The first transistor is configured on the substrate and located on the corresponding reflective region. Each of the first transistors includes a first active layer. The second transistor is configured on the substrate and located on the corresponding transmissible region. Each of the second transistors includes a second active layer. A material of the first active layer is different from a material of the second active layer.Type: ApplicationFiled: April 30, 2019Publication date: November 7, 2019Inventors: Ming-Yao CHEN, Kuo-Yu HUANG
-
Patent number: 10121901Abstract: A pixel structure including an active device, a first protection layer, a first electrode, an isolator, a second protection layer and a second electrode is provided. The active device includes a gate, a source and a drain. The first protection layer covers the active device and has a first opening above the drain. The first electrode is disposed above the first protection layer. The first electrode has a side wall corresponding to the first opening. The isolator covers the side wall of the first electrode. The second protection layer covers the first electrode. The second electrode is disposed on the second protection layer, electrically connected to the drain through the first opening, and electrically isolated from the first electrode by the second protection layer and the isolator.Type: GrantFiled: July 22, 2016Date of Patent: November 6, 2018Assignee: Au Optronics CorporationInventors: Fu-Chun Tsao, Kuo-Yu Huang, Maw-Song Chen
-
Patent number: 9723907Abstract: A refillable lipstick is provided. In one implementation, a high-quality permanent lipstick dispenser incorporates a screw-type catch or a magnetic catch that enables replacement of the lipstick within the dispenser. Lipstick refills may be installed and removed from the dispenser with an extractor. In an implementation, the dispenser includes a sleeve that is arranged to extend and retract within the dispenser, to provide access to the lipstick for removal and/or installation.Type: GrantFiled: May 30, 2014Date of Patent: August 8, 2017Inventors: Kuo Yu Huang, Zoilo Luis Alviar
-
Patent number: 9711542Abstract: A method for fabricating a display panel includes forming a first patterned conductive layer, a gate insulation layer, a semiconductor channel layer, a first passivation layer, a second patterned conductive layer and a pixel electrode on a first substrate. The first patterned conductive layer includes a gate electrode, and the second patterned conductive layer includes a source electrode, a drain electrode and a data line. The patterns of the gate insulation layer, the first passivation layer and the second patterned conductive layer are defined by an etching process and a lift-off process with the same photomask.Type: GrantFiled: November 24, 2014Date of Patent: July 18, 2017Assignee: AU OPTRONICS CORP.Inventors: Yu-Han Huang, Kuo-Yu Huang
-
Publication number: 20170065056Abstract: A refillable lipstick is provided. In one implementation, a high-quality permanent lipstick dispenser incorporates a screw-type catch or a magnetic catch that enables replacement of the lipstick within the dispenser. Lipstick refills may be installed and removed from the dispenser with an extractor. In an implementation, the dispenser includes a sleeve that is arranged to extend and retract within the dispenser, to provide access to the lipstick for removal and/or installation.Type: ApplicationFiled: May 30, 2014Publication date: March 9, 2017Inventors: Kuo Yu HUANG, Zoilo Luis ALVIAR