Patents by Inventor Kurt P. Wachtler
Kurt P. Wachtler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9312253Abstract: A method for fabricating a semiconductor device provides a first chip having first terminals, a second chip having second terminals, and a third chip having third terminals. A first silicon interposer having first through silicon vias TSVs and a second silicon interposer having second TSVs is provided. The first TSVs are arrayed in a first, a second, and a third set. The first set is located in a first interposer region and matching the first terminals. The second set is located in a second interposer region and matching the second terminals. The third set is located in a third interposer region between the first and second regions and matching the TSVs of the second interposer and the third terminals. The first chip is aligned with the first set TSVs. The second chip is aligned with the second set TSVs. The second interposer is aligned with the third set TSVs. A solder of a first melting temperature is used.Type: GrantFiled: January 6, 2015Date of Patent: April 12, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Kevin Lyne, Kurt P. Wachtler
-
Publication number: 20150111318Abstract: A method for fabricating a semiconductor device provides a first chip having first terminals, a second chip having second terminals, and a third chip having third terminals. A first silicon interposer having first through silicon vias TSVs and a second silicon interposer having second TSVs is provided. The first TSVs are arrayed in a first, a second, and a third set. The first set is located in a first interposer region and matching the first terminals. The second set is located in a second interposer region and matching the second terminals. The third set is located in a third interposer region between the first and second regions and matching the TSVs of the second interposer and the third terminals. The first chip is aligned with the first set TSVs. The second chip is aligned with the second set TSVs. The second interposer is aligned with the third set TSVs. A solder of a first melting temperature is used.Type: ApplicationFiled: January 6, 2015Publication date: April 23, 2015Inventors: Kevin Lyne, Kurt P. Wachtler
-
Patent number: 8957525Abstract: A standard memory chip (150) is vertically assembled with two processor chips (130, 140) of split architecture by means of a small silicon interposer (120) stacked onto a large silicon interposer (110); both interposers include through-silicon vias (TSVs), while the chips are free of TSVs. The TSVs of small interposer (120) connect to the memory chip (150) and to the bottom interposer (110). Symmetrically positioned relative to interposer (120), and connected to it by short signal traces, chips (130, 140) are attached to the TSVs of interposer 110, which in turn is attached to a substrate (160) with supply connections.Type: GrantFiled: December 6, 2012Date of Patent: February 17, 2015Assignee: Texas Instruments IncorporatedInventors: Kevin Lyne, Kurt P. Wachtler
-
Publication number: 20140159247Abstract: A standard memory chip (150) is vertically assembled with two processor chips (130, 140) of split architecture by means of a small silicon interposer (120) stacked onto a large silicon interposer (110); both interposers include through-silicon vias (TSVs), while the chips are free of TSVs. The TSVs of small interposer (120) connect to the memory chip (150) and to the bottom interposer (110). Symmetrically positioned relative to interposer (120), and connected to it by short signal traces, chips (130, 140) are attached to the TSVs of interposer 110, which in turn is attached to a substrate (160) with supply connections.Type: ApplicationFiled: December 6, 2012Publication date: June 12, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Kevin Lyne, Kurt P. Wachtler
-
Patent number: 8430969Abstract: A process flow exposing and cleaning contact surfaces employing a liquid cleaning agent such as flux to penetrate the interface between the glassy coats and the surface of metal and to delaminate the coats from the metal, and then, at elevated temperatures, to use the agent's vapor pressure to break up the glassy coats into smaller pieces. The glassy coats are prevented by their low density to penetrate into the molten solder. Finally, at ambient temperature, the floating filler debris is water-washed and rinsed away. Cleaning agents include low-viscosity liquids (oils) and flux, which do not decompose at elevated temperatures and are mixed with components operable to provide, at the elevated temperatures, the fumes for sufficient vapor pressure to break up and dislodge the coats from the metal contacts.Type: GrantFiled: June 25, 2010Date of Patent: April 30, 2013Assignee: Texas Instruments IncorporatedInventors: Mark A Gerber, Kurt P Wachtler
-
Patent number: 8309388Abstract: A hermetic MEMS device (100) comprising a carrier (110) having a surface (111) including a device (101) and an attachment stripe (122), the stripe spaced from the device and surrounding the device; a metallic foil (102) having a central bulge portion (103) and a peripheral rim portion (104) meeting the stripe, the bulge cross section parallel to the carrier monotonically decreasing from the rim (104) towards the bulge apex (105); and the foil positioned over the carrier surface so that the bulge arches over the device and the rim forms a seal with the stripe.Type: GrantFiled: December 17, 2008Date of Patent: November 13, 2012Assignee: Texas Instruments IncorporatedInventors: Kurt P. Wachtler, Wei-Yan Shih, Gregory E. Howard
-
Patent number: 8133761Abstract: A semiconductor system (200) of one or more semiconductor interposers (201) with a certain dimension (210), conductive vias (212) extending from the first to the second surface, with terminals and attached non-reflow metal studs (215) at the ends of the vias. A semiconducting interposer surface may include discrete electronic components or an integrated circuit. One or more semiconductor chips (202, 203) have a dimension (220, 230) narrower than the interposer dimension, and an active surface with terminals and non-reflow metal studs (224, 234). One chip is flip-attached to the first interposer surface, and another chip to the second interposer surface, so that the interposer dimension projects over the chip dimension. An insulating substrate (204) has terminals and reflow bodies (242) to connect to the studs of the projecting interposer.Type: GrantFiled: June 17, 2009Date of Patent: March 13, 2012Assignee: Texas Instruments IncorporatedInventors: Mark A Gerber, Kurt P Wachtler, Abram M. Castro
-
Patent number: 8030137Abstract: A semiconductor device with a first (101) and a second (111) semiconductor chip assembled on an insulating flexible interposer (120). The interposer, preferably about 25 to 50 ?m thick, has conductive traces (121), a central planar rectangular area and on each side of the rectangle a wing bent at an angle from the central plane. The central area has metal studs (122, 123) on the top and the bottom surface, which match the terminals of the chips, further conductive vias of a pitch center-to-center about 50 ?m or less. The side wings have contact pads (130) with metallic connectors (131) on the bottom surface; the connectors may be solder balls, metal studs, or anisotropic conductive films. The second chip is adhesively attached to a substrate, whereby the interposer faces away from the substrate. The interposer side wings have a convex bending (150) downwardly along the second chip and a concave bending (151) over the substrate; the side wing connectors are attached to the matching substrate sites.Type: GrantFiled: March 15, 2011Date of Patent: October 4, 2011Assignee: Texas Instruments IncorporatedInventor: Kurt P Wachtler
-
Publication number: 20110075306Abstract: A packaged semiconductor device (200) with a substrate (220) having, sandwiched in an insulator (221), a flat sheet-like sieve member (240) made of a non-linear material switching from insulator to conductor mode at a preset voltage. Both member surfaces are free of indentations; the member is perforated by through-holes, which are grouped into a first set (241) and a second set (242). Metal traces (251) over one member surface are positioned across the first set through-holes (241); each trace is connected to a terminal on the substrate top and, through the hole, to a terminal on the substrate bottom. Analogous for metal traces (252) over the opposite member surface and second set through-holes (242). Traces (252) overlap with a portion of traces (252) to form the locations for the conductivity switches, creating local ultra-low resistance bypasses to ground for discharging overstress events.Type: ApplicationFiled: December 9, 2010Publication date: March 31, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Yves Leduc, Nathalie Messina, Charvaka Duvvury, Kurt P. Wachtler
-
Patent number: 7872841Abstract: A packaged semiconductor device (200) with a substrate (220) having, sandwiched in an insulator (221), a flat sheet-like sieve member (240) made of a non-linear material switching from insulator to conductor mode at a preset voltage. Both member surfaces are free of indentations; the member is perforated by through-holes, which are grouped into a first set (241) and a second set (242). Metal traces (251) over one member surface are positioned across the first set through-holes (241); each trace is connected to a terminal on the substrate top and, through the hole, to a terminal on the substrate bottom. Analogous for metal traces (252) over the opposite member surface and second set through-holes (242). Traces (252) overlap with a portion of traces (252) to form the locations for the conductivity switches, creating local ultra-low resistance bypasses to ground for discharging overstress events.Type: GrantFiled: March 17, 2008Date of Patent: January 18, 2011Assignee: Texas Instruments IncorporatedInventors: Yves Leduc, Nathalie Messina, Charvaka Duvvury, Kurt P. Wachtler
-
Publication number: 20090267223Abstract: A hermetic MEMS device (100) comprising a carrier (110) having a surface (111) including a device (101) and an attachment stripe (122), the stripe spaced from the device and surrounding the device; a metallic foil (102) having a central bulge portion (103) and a peripheral rim portion (104) meeting the stripe, the bulge cross section parallel to the carrier monotonically decreasing from the rim (104) towards the bulge apex (105); and the foil positioned over the carrier surface so that the bulge arches over the device and the rim forms a seal with the stripe.Type: ApplicationFiled: December 17, 2008Publication date: October 29, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Kurt P. WACHTLER, Wei-Yan SHIH, Gregory E. HOWARD
-
Publication number: 20090258459Abstract: A semiconductor system (200) of one or more semiconductor interposers (201) with a certain dimension (210), conductive vias (212) extending from the first to the second surface, with terminals and attached non-reflow metal studs (215) at the ends of the vias. A semiconducting interposer surface may include discrete electronic components or an integrated circuit. One or more semiconductor chips (202, 203) have a dimension (220, 230) narrower than the interposer dimension, and an active surface with terminals and non-reflow metal studs (224, 234). One chip is flip-attached to the first interposer surface, and another chip to the second interposer surface, so that the interposer dimension projects over the chip dimension. An insulating substrate (204) has terminals and reflow bodies (242) to connect to the studs of the projecting interposer.Type: ApplicationFiled: June 17, 2009Publication date: October 15, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Mark A. GERBER, Kurt P. Wachtler, Abram M. Castro
-
Patent number: 7573139Abstract: A semiconductor system (200) of one or more semiconductor interposers (201) with a certain dimension (210), conductive vias (212) extending from the first to the second surface, with terminals and attached non-reflow metal studs (215) at the ends of the vias. A semiconducting interposer surface may include discrete electronic components or an integrated circuit. One or more semiconductor chips (202, 203) have a dimension (220, 230) narrower than the interposer dimension, and an active surface with terminals and non-reflow metal studs (224, 234). One chip is flip-attached to the first interposer surface, and another chip to the second interposer surface, so that the interposer dimension projects over the chip dimension. An insulating substrate (204) has terminals and reflow bodies (242) to connect to the studs of the projecting interposer.Type: GrantFiled: May 12, 2008Date of Patent: August 11, 2009Assignee: Texas Instruments IncorporatedInventors: Mark A. Gerber, Kurt P. Wachtler, Abram M. Castro
-
Patent number: 7569918Abstract: A semiconductor system (300) has one or more packaged active subsystems (310, 330); each subsystem has a substrate with electrical contact pads and one or more semiconductor chips stacked on top of each other, assembled on the substrate. The system further has a packaged passive subsystem (320) including a substrate with electrical contacts and passive electrical components, such as resistors, capacitors, and indictors. The passive subsystem is stacked with the active subsystems and connected to them by solder bodies.Type: GrantFiled: May 1, 2006Date of Patent: August 4, 2009Assignee: Texas Instruments IncorporatedInventors: Mark A. Gerber, Kurt P. Wachtler, Abram M. Castro
-
Publication number: 20080315387Abstract: A semiconductor system (300) has one or more packaged active subsystems (310, 330); each subsystem has a substrate with electrical contact pads and one or more semiconductor chips stacked on top of each other, assembled on the substrate. The system further has a packaged passive subsystem (320) including a substrate with electrical contacts and passive electrical components, such as resistors, capacitors, and indictors. The passive subsystem is stacked with the active subsystems and connected to them by solder bodies.Type: ApplicationFiled: September 5, 2008Publication date: December 25, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Mark A. GERBER, Kurt P. WACHTLER, Abram M. CASTRO
-
Publication number: 20080278873Abstract: A packaged semiconductor device (200) with a substrate (220) having, sandwiched in an insulator (221), a flat sheet-like sieve member (240) made of a non-linear material switching from insulator to conductor mode at a preset voltage. Both member surfaces are free of indentations; the member is perforated by through-holes, which are grouped into a first set (241) and a second set (242). Metal traces (251) over one member surface are positioned across the first set through-holes (241); each trace is connected to a terminal on the substrate top and, through the hole, to a terminal on the substrate bottom. Analogous for metal traces (252) over the opposite member surface and second set through-holes (242). Traces (252) overlap with a portion of traces (252) to form the locations for the conductivity switches, creating local ultra-low resistance bypasses to ground for discharging overstress events.Type: ApplicationFiled: March 17, 2008Publication date: November 13, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Yves Leduc, Nathalie Messina, Charvaka Duvvury, Kurt P. Wachtler
-
Publication number: 20080258286Abstract: A package-on-package system (100) has a first subsystem (191) interconnected with a second subsystem (192) by solder connectors (193). The first subsystem has an insulating, trace-laminated, sheet-like carrier (101), which is laminated (102) with an insulating trace-laminated frame (110) exposing a central portion (103) of the carrier. A first chip (160) is disposed in the central portion, with a second chip (170) on top; the height of the assembled chips approximates the frame height (111). Bondable contact pads (104) are in the central portion, and solderable terminals (121; pitch center-to-center 0.65 mm or less) on the frame. The second subsystem has a laminated substrate (194) with at least one chip (196) attached, and terminals (195) in locations matching the terminals (121) on the frame of the first subsystem. The terminals of both subsystems are interconnected with solder (193) of a higher reflow temperature than additional solder balls (190) for connecting to external parts.Type: ApplicationFiled: August 16, 2007Publication date: October 23, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Mark A. Gerber, Kurt P. Wachtler, Abram M. Castro
-
Publication number: 20080246138Abstract: A semiconductor system (200) of one or more semiconductor interposers (201) with a certain dimension (210), conductive vias (212) extending from the first to the second surface, with terminals and attached non-reflow metal studs (215) at the ends of the vias. A semiconducting interposer surface may include discrete electronic components or an integrated circuit. One or more semiconductor chips (202, 203) have a dimension (220, 230) narrower than the interposer dimension, and an active surface with terminals and non-reflow metal studs (224, 234). One chip is flip-attached to the first interposer surface, and another chip to the second interposer surface, so that the interposer dimension projects over the chip dimension. An insulating substrate (204) has terminals and reflow bodies (242) to connect to the studs of the projecting interposer.Type: ApplicationFiled: May 12, 2008Publication date: October 9, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: MARK A. GERBER, KURT P. WACHTLER, ABRAM M. CASTRO
-
Patent number: 7390700Abstract: A semiconductor system (200) of one or more semiconductor interposers (201) with a certain dimension (210), conductive vias (212) extending from the first to the second surface, with terminals and attached non-reflow metal studs (215) at the ends of the vias. A semiconducting interposer surface may include discrete electronic components or an integrated circuit. One or more semiconductor chips (202, 203) have a dimension (220, 230) narrower than the interposer dimension, and an active surface with terminals and non-reflow metal studs (224, 234). One chip is flip-attached to the first interposer surface, and another chip to the second interposer surface, so that the interposer dimension projects over the chip dimension. An insulating substrate (204) has terminals and reflow bodies (242) to connect to the studs of the projecting interposer.Type: GrantFiled: April 7, 2006Date of Patent: June 24, 2008Assignee: Texas Instruments IncorporatedInventors: Mark A. Gerber, Kurt P. Wachtler, Abram M. Castro
-
Publication number: 20040129451Abstract: Methods are disclosed for manufacturing semiconductor device dies and for separating dies from a semiconductor wafer, wherein one or more channels are etched in the top of the wafer between individual die areas. Material is then removed from the bottom side of the wafer in order to separate the individual dies. Methods are also disclosed for removing material from the bottom side of the wafer dies, wherein a contoured surface is provided on the die bottom, such as through an etching process. In addition, methods are disclosed for removing material from the bottom side of a wafer, and for securing a semiconductor device to a surface. Semiconductor wafers and dies are also disclosed having contoured bottom surfaces.Type: ApplicationFiled: December 17, 2003Publication date: July 8, 2004Inventor: Kurt P. Wachtler