Patents by Inventor Kwang-Jin Moon
Kwang-Jin Moon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240087991Abstract: A semiconductor package including a die paddle, a first lead spaced apart from the die paddle and on one side of the die paddle, a second lead spaced apart from the die paddle and on another side of the die paddle, a spacer on the die paddle, a semiconductor die on the spacer, a first wire configured to connect an upper surface of the semiconductor die to the first lead, and a mold film configured to cover the die paddle, the first lead, the second lead, the spacer, the semiconductor die, and the first wire, wherein a first width of the spacer is greater than a second width of the die paddle so that the spacer overlaps the first lead may be provided.Type: ApplicationFiled: June 30, 2023Publication date: March 14, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Jae Hyun LIM, Sung Woo PARK, Hyun Jong MOON, Kwang Jin LEE
-
Publication number: 20240006362Abstract: A semiconductor device including a substrate, a wiring pattern in the substrate, a passivation layer on the substrate, the passivation layer and the substrate including a first recess penetrating a part of each of the passivation layer and the substrate and extending toward the wiring pattern, a post connected to the wiring pattern and including a first portion within the first recess and a second portion on the first portion and protruding from a top surface of the passivation layer, a signal bump including a seed layer on the post, a lower bump on the seed layer, and an upper bump on the lower bump, and a heat transfer bump apart from the signal bump, electrically insulated from the wiring pattern, and including another seed layer on the passivation layer, another lower bump on the another seed layer, and another upper bump on the another lower bump may be provided.Type: ApplicationFiled: January 18, 2023Publication date: January 4, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Ju Bin Seo, Seok Ho Kim, Kwang Jin Moon, Ho-Jin Lee
-
Patent number: 11804472Abstract: A semiconductor package includes a first semiconductor chip and a second semiconductor chip stacked on the first semiconductor chip. The first semiconductor chip includes a substrate having a first via hole, an insulation interlayer formed on the substrate and having a first bonding pad in an outer surface thereof and a second via hole connected to the first via hole and exposing the first bonding pad, and a plug structure formed within the first and second via holes to be connected to the first bonding pad. The second semiconductor chip includes a second bonding pad bonded to the plug structure which is exposed from a surface of the substrate of the first semiconductor chip.Type: GrantFiled: March 2, 2021Date of Patent: October 31, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hak-Seung Lee, Kwang-Jin Moon, Tae-Seong Kim, Dae-Suk Lee, Dong-Chan Lim
-
Publication number: 20230282528Abstract: A semiconductor package is provided. The semiconductor package includes a first semiconductor substrate, a first semiconductor element layer on an upper surface of the first semiconductor substrate, a first wiring structure on the first semiconductor element layer, a first connecting pad connected to the first wiring structure, a first test pad connected to the first wiring structure, a first front side bonding pad connected to the first connecting pad and including copper (Cu), and a second front side bonding pad connected to the first front side bonding pad and including copper (Cu) which has a nanotwin crystal structure different from a crystal structure of copper (Cu) included in the first front side bonding pad, wherein a width of the first front side bonding pad in the horizontal direction is different from a width of the second front side bonding pad in the horizontal direction.Type: ApplicationFiled: August 29, 2022Publication date: September 7, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Ju Bin SEO, Su Jeong PARK, Seok Ho KIM, Kwang Jin MOON
-
Patent number: 11728297Abstract: A semiconductor device includes a conductive component on a substrate, a passivation layer on the substrate and including an opening that exposes at least a portion of the conductive component, and a pad structure in the opening and located on the passivation layer, the pad structure being electrically connected to the conductive component. The pad structure includes a lower conductive layer conformally extending on an inner sidewall of the opening, the lower conductive layer including a conductive barrier layer, a first seed layer, an etch stop layer, and a second seed layer that are sequentially stacked, a first pad layer on the lower conductive layer and at least partially filling the opening, and a second pad layer on the first pad layer and being in contact with a peripheral portion of the lower conductive layer located on the top surface of the passivation layer.Type: GrantFiled: May 20, 2021Date of Patent: August 15, 2023Inventors: Ju-il Choi, Kwang-jin Moon, Ju-bin Seo, Dong-chan Lim, Atsushi Fujisaki, Ho-jin Lee
-
Patent number: 11600552Abstract: A semiconductor device is provided. The semiconductor device includes a first insulating interlayer disposed on a first surface of a substrate; a pad pattern disposed on a lower surface of the first insulating interlayer, the pad pattern including a first copper pattern; and a through silicon via passing through the substrate and the first insulating interlayer, and contacting the first copper pattern of the pad pattern. The through silicon via includes a first portion passing through the substrate and the first insulating interlayer, and a second portion under the first portion and extending to a portion of the first copper pattern in the pad pattern. A boundary of the through silicon via has a bent portion between the first portion and the second portion.Type: GrantFiled: June 10, 2021Date of Patent: March 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Bin Seo, Su-Jeong Park, Tae-Seong Kim, Kwang-Jin Moon, Dong-Chan Lim, Ju-Il Choi
-
Publication number: 20230060360Abstract: A semiconductor package that include first and second semiconductor chips bonded together, wherein the first semiconductor chip includes a first semiconductor substrate, a first semiconductor element layer and a first wiring structure sequentially stacked on a first surface of the first semiconductor substrate, first connecting pads and first test pads on the first wiring structure, and first front-side bonding pads, which are connected to the first connecting pads, wherein the second semiconductor chip includes a second semiconductor substrate, a second semiconductor element layer and a second wiring structure sequentially stacked on a third surface of the second semiconductor substrate, and first back-side bonding pads bonded to the first front-side bonding pads on the fourth surface of the second semiconductor substrate, and wherein the first test pads are not electrically connected to the second semiconductor chip.Type: ApplicationFiled: April 7, 2022Publication date: March 2, 2023Inventors: Ju Bin SEO, Seok Ho KIM, Kwang Jin MOON
-
Publication number: 20220384311Abstract: A semiconductor device comprises a substrate that including a frontside comprising an active region and a backside opposite to the frontside, an electronic element on the active region, a frontside wiring structure electrically connected to the electronic element on the frontside of the substrate, and a backside wiring structure electrically connected to the electronic element on the backside of the substrate. The backside wiring structure includes a plurality of backside wiring patterns sequentially stacked on the backside of the substrate, and a super via pattern that intersects and extends through at least one layer of the plurality of backside wiring patterns.Type: ApplicationFiled: January 21, 2022Publication date: December 1, 2022Inventors: Seung Ha Oh, Kwang Jin Moon, Ho-Jin Lee
-
Publication number: 20220367364Abstract: A semiconductor package includes a first semiconductor chip, which includes a first semiconductor substrate and a first bonding layer on the first semiconductor substrate. A second semiconductor chip includes a second semiconductor substrate, a second bonding layer bonded to the first bonding layer, and a chip-through-via which penetrates the second semiconductor substrate and is connected to the second bonding layer. A passivation film extends along an upper side of the second semiconductor chip and does not extend along side-faces of the second semiconductor chip. The chip-through-via penetrates the passivation film. A multiple-gap-fill film extends along the upper side of the first semiconductor chip, the side faces of the second semiconductor chip, and the side faces of the passivation film. The multiple-gap-fill films includes an inorganic filling film and an organic filling film which are sequentially stacked on the first semiconductor chip.Type: ApplicationFiled: February 25, 2022Publication date: November 17, 2022Inventors: HYUNG JUN JEON, KWANG JIN MOON, SON-KWAN HWANG
-
Patent number: 11488860Abstract: An integrated circuit device includes a substrate, a landing pad on the substrate, and a through-via structure passing through the substrate and connected to the landing pad. The through-via structure may include a conductive plug, a first conductive barrier layer covering a sidewall and a lower surface of the conductive plug, and a second conductive barrier layer covering a sidewall of the first conductive barrier layer.Type: GrantFiled: July 24, 2020Date of Patent: November 1, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Su-jeong Park, Dong-chan Lim, Kwang-jin Moon, Ju-bin Seo, Ju-Il Choi, Atsushi Fujisaki
-
Patent number: 11469202Abstract: A semiconductor device includes a protective layer, a redistribution pattern, a pad pattern and an insulating polymer layer. The protective layer may be formed on a substrate. The redistribution pattern may be formed on the protective layer. An upper surface of the redistribution may be substantially flat. The pad pattern may be formed directly on the redistribution pattern. An upper surface of the pad pattern may be substantially flat. The insulating polymer layer may be formed on the redistribution pattern and the pad pattern. An upper surface of the insulating polymer layer may be lower than the upper surface of the pad pattern.Type: GrantFiled: September 23, 2020Date of Patent: October 11, 2022Inventors: Seong-Min Son, Jeong-Gi Jin, Jin-Ho An, Jin-Ho Chun, Kwang-Jin Moon, Ho-Jin Lee
-
Patent number: 11417536Abstract: A method for wafer planarization includes forming a second insulating layer and a polishing layer on a substrate having a chip region and a scribe lane region; forming a first through-hole in the polishing layer in the chip region and the scribe lane region and a second through-hole in the second insulating layer in the chip region, wherein the second through-hole and the first through-hole meet in the chip region; forming a pad metal layer inside the first through-hole and the second through-hole and on an upper surface of the polishing layer; and polishing the polishing layer and the pad metal layer by a chemical mechanical polishing (CMP) process to expose an upper surface of the second insulating layer in the chip region and the scribe lane region.Type: GrantFiled: June 12, 2019Date of Patent: August 16, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Joo Hee Jang, Seok Ho Kim, Hoon Joo Na, Kwang Jin Moon, Jae Hyung Park, Kyu Ha Lee
-
Publication number: 20210375725Abstract: A method of manufacturing a semiconductor device is provided. The method includes forming a preliminary via structure through a portion of a substrate; partially removing the substrate to expose a portion of the preliminary via structure; forming a protection layer structure on the substrate to cover the portion of the preliminary via structure that is exposed; partially etching the protection layer structure to form a protection layer pattern structure and to partially expose the preliminary via structure; wet etching the preliminary via structure to form a via structure; and forming a pad structure on the via structure to have a flat top surface.Type: ApplicationFiled: August 16, 2021Publication date: December 2, 2021Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-ll CHOI, Kwang-Jin MOON, Byung-Lyul PARK, Jin-Ho AN, Atsushi FUJISAKI
-
Patent number: 11133277Abstract: A semiconductor device includes a first semiconductor chip having a first bonding layer and a second semiconductor chip stacked on the first semiconductor chip and having a second bonding layer. The first bonding layer includes a first bonding pad, a plurality of first internal vias, and a first interconnection connecting the first bonding pad and the plurality of first internal vias. The second bonding layer includes a second bonding pad bonded to the first bonding pad. An upper surface of the first interconnection and an upper surface of the first bonding pad are coplanar with an upper surface of the first bonding layer. The first interconnection is electrically connected to the plurality of different first internal lines through the plurality of first internal vias.Type: GrantFiled: July 31, 2019Date of Patent: September 28, 2021Inventors: Jin Nam Kim, Tae Seong Kim, Hoon Joo Na, Kwang Jin Moon
-
Publication number: 20210296211Abstract: A semiconductor device is provided. The semiconductor device includes a first insulating interlayer disposed on a first surface of a substrate; a pad pattern disposed on a lower surface of the first insulating interlayer, the pad pattern including a first copper pattern; and a through silicon via passing through the substrate and the first insulating interlayer, and contacting the first copper pattern of the pad pattern. The through silicon via includes a first portion passing through the substrate and the first insulating interlayer, and a second portion under the first portion and extending to a portion of the first copper pattern in the pad pattern. A boundary of the through silicon via has a bent portion between the first portion and the second portion.Type: ApplicationFiled: June 10, 2021Publication date: September 23, 2021Inventors: Ju-Bin SEO, Su-Jeong Park, Tae-Seong Kim, Kwang-Jin Moon, Dong-Chan Lim, Ju-Il Choi
-
Publication number: 20210272918Abstract: A semiconductor device includes a conductive component on a substrate, a passivation layer on the substrate and including an opening that exposes at least a portion of the conductive component, and a pad structure in the opening and located on the passivation layer, the pad structure being electrically connected to the conductive component. The pad structure includes a lower conductive layer conformally extending on an inner sidewall of the opening, the lower conductive layer including a conductive barrier layer, a first seed layer, an etch stop layer, and a second seed layer that are sequentially stacked, a first pad layer on the lower conductive layer and at least partially filling the opening, and a second pad layer on the first pad layer and being in contact with a peripheral portion of the lower conductive layer located on the top surface of the passivation layer.Type: ApplicationFiled: May 20, 2021Publication date: September 2, 2021Inventors: Ju-il Choi, Kwang-jin Moon, Ju-bin Seo, Dong-chan Lim, Atsushi Fujisaki, Ho-jin Lee
-
Patent number: 11094612Abstract: A semiconductor device can include a substrate that has a surface. A via structure can extend through the substrate toward the surface of the substrate, where the via structure includes an upper surface. A pad structure can be on the surface of the substrate, where the pad structure can include a lower surface having at least one protrusion that is configured to protrude toward the upper surface of the via structure.Type: GrantFiled: March 26, 2018Date of Patent: August 17, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Il Choi, Kwang-Jin Moon, Byung-Lyul Park, Jin-Ho An, Atsushi Fujisaki
-
Patent number: 11069597Abstract: Semiconductor chips and methods of manufacturing the same are provided. The semiconductor chip includes a substrate, an interlayer insulation layer including a bottom interlayer insulation layer on an upper surface of the substrate and a top interlayer insulation layer on the bottom interlayer insulation layer, an etch stop layer between the bottom interlayer insulation layer and the top interlayer insulation layer, a landing pad on the interlayer insulation layer, and a through via connected to the landing pad through the substrate, the interlayer insulation layer, and the etch stop layer. The etch stop layer is isolated from direct contact with the landing pad.Type: GrantFiled: March 27, 2019Date of Patent: July 20, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-suk Lee, Hak-seung Lee, Dong-chan Lim, Tae-seong Kim, Kwang-jin Moon
-
Patent number: 11043445Abstract: A semiconductor device is provided. The semiconductor device includes a first insulating interlayer disposed on a first surface of a substrate; a pad pattern disposed on a lower surface of the first insulating interlayer, the pad pattern including a first copper pattern; and a through silicon via passing through the substrate and the first insulating interlayer, and contacting the first copper pattern of the pad pattern. The through silicon via includes a first portion passing through the substrate and the first insulating interlayer, and a second portion under the first portion and extending to a portion of the first copper pattern in the pad pattern. A boundary of the through silicon via has a bent portion between the first portion and the second portion.Type: GrantFiled: April 17, 2019Date of Patent: June 22, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Bin Seo, Su-Jeong Park, Tae-Seong Kim, Kwang-Jin Moon, Dong-Chan Lim, Ju-Il Choi
-
Publication number: 20210183822Abstract: A semiconductor package includes a first semiconductor chip and a second semiconductor chip stacked on the first semiconductor chip. The first semiconductor chip includes a substrate having a first via hole, an insulation interlayer formed on the substrate and having a first bonding pad in an outer surface thereof and a second via hole connected to the first via hole and exposing the first bonding pad, and a plug structure formed within the first and second via holes to be connected to the first bonding pad. The second semiconductor chip includes a second bonding pad bonded to the plug structure which is exposed from a surface of the substrate of the first semiconductor chip.Type: ApplicationFiled: March 2, 2021Publication date: June 17, 2021Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hak-Seung LEE, Kwang-Jin Moon, Tae-Seong Kim, Dae-Suk Lee, Dong-Chan Lim