Patents by Inventor Kwang-Youl Chun
Kwang-Youl Chun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8791526Abstract: A vertical type integrated circuit device includes a substrate and a pillar vertically protruding from the substrate. The pillar includes a lower impurity region and an upper impurity region therein and a vertical channel region therebetween. A portion of the pillar including the lower impurity region therein includes a mesa laterally extending therefrom. The device further includes a first conductive line extending on a first sidewall of the pillar and electrically contacting the lower impurity region, and a second conductive line extending on a second sidewall of the pillar adjacent the vertical channel region. The second conductive line extends in a direction perpendicular to the first conductive line and is spaced apart from the mesa. Related devices and methods of fabrication are also discussed.Type: GrantFiled: September 28, 2010Date of Patent: July 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-man Yoon, Hyeong-sun Hong, Kwang-youl Chun, Makoto Yoshida, Deok-sung Hwang, Chul Lee
-
Patent number: 8729658Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: GrantFiled: March 7, 2013Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Patent number: 8557664Abstract: A method of fabricating a semiconductor device using a recess channel array is disclosed. A substrate is provided having a first region and a second region, including a first transistor in the first region including a first gate electrode partially filling a trench, and source and drain regions that are formed at both sides of the trench, and covered by a first insulating layer. A first conductive layer is formed on the substrate. A contact hole through which the drain region is exposed is formed by patterning the first conductive layer and the first insulating layer. A contact plug is formed that fills the contact hole. A bit line is formed that is electrically connected to the drain region through the contact plug, and simultaneously a second gate electrode is formed in the second region by patterning the first conductive layer.Type: GrantFiled: October 3, 2012Date of Patent: October 15, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kwan-sik Cho, Kwang-youl Chun, Jae-man Yoon, Bong-soo Kim
-
Publication number: 20130187291Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: ApplicationFiled: March 7, 2013Publication date: July 25, 2013Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Patent number: 8405185Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: GrantFiled: November 12, 2010Date of Patent: March 26, 2013Assignee: Samsung Electronics, Co., Ltd.Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Patent number: 8293603Abstract: A method of fabricating a semiconductor device using a recess channel array is disclosed. A substrate is provided having a first region and a second region, including a first transistor in the first region including a first gate electrode partially filling a trench, and source and drain regions that are formed at both sides of the trench, and covered by a first insulating layer. A first conductive layer is formed on the substrate. A contact hole through which the drain region is exposed is formed by patterning the first conductive layer and the first insulating layer. A contact plug is formed that fills the contact hole. A bit line is formed that is electrically connected to the drain region through the contact plug, and simultaneously a second gate electrode is formed in the second region by patterning the first conductive layer.Type: GrantFiled: January 18, 2011Date of Patent: October 23, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kwan-sik Cho, Kwang-youl Chun, Jae-man Yoon, Bong-soo Kim
-
Publication number: 20110217820Abstract: A method of fabricating a semiconductor device using a recess channel array is disclosed. A substrate is provided having a first region and a second region, including a first transistor in the first region including a first gate electrode partially filling a trench, and source and drain regions that are formed at both sides of the trench, and covered by a first insulating layer. A first conductive layer is formed on the substrate. A contact hole through which the drain region is exposed is formed by patterning the first conductive layer and the first insulating layer. A contact plug is formed that fills the contact hole. A bit line is formed that is electrically connected to the drain region through the contact plug, and simultaneously a second gate electrode is formed in the second region by patterning the first conductive layer.Type: ApplicationFiled: January 18, 2011Publication date: September 8, 2011Inventors: Kwan-sik Cho, Kwang-youl Chun, Jae-man Yoon, Bong-soo Kim
-
Publication number: 20110175229Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: ApplicationFiled: November 12, 2010Publication date: July 21, 2011Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Publication number: 20110095350Abstract: A vertical type integrated circuit device includes a substrate and a pillar vertically protruding from the substrate. The pillar includes a lower impurity region and an upper impurity region therein and a vertical channel region therebetween. A portion of the pillar including the lower impurity region therein includes a mesa laterally extending therefrom. The device further includes a first conductive line extending on a first sidewall of the pillar and electrically contacting the lower impurity region, and a second conductive line extending on a second sidewall of the pillar adjacent the vertical channel region. The second conductive line extends in a direction perpendicular to the first conductive line and is spaced apart from the mesa. Related devices and methods of fabrication are also discussed.Type: ApplicationFiled: September 28, 2010Publication date: April 28, 2011Inventors: Jae-man Yoon, Hyeong-sun Hong, Kwang-youl Chun, Makoto Yoshida, Deok-sung Hwang, Chul Lee
-
Patent number: 7238584Abstract: Methods of forming integrated circuit devices include forming patterned layers having different resistivities on semiconductor substrates. These methods include forming a first electrically conductive layer having a first resistivity on first and second portions of a semiconductor substrate. The first portion of the semiconductor substrate may include a memory cell array portion of the substrate and the second portion of the semiconductor substrate may include a peripheral circuit portion of the substrate, which extends adjacent the memory cell array portion. The first electrically conductive layer is patterned to define an upper capacitor electrode on the first portion of the substrate and a resistive pattern on the second portion of the substrate. A second electrically conductive layer is then formed on a third portion of the substrate and on the resistive pattern.Type: GrantFiled: July 19, 2005Date of Patent: July 3, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang-youl Chun
-
Publication number: 20060088973Abstract: Methods of forming integrated circuit devices include forming patterned layers having different resistivities on semiconductor substrates. These methods include forming a first electrically conductive layer having a first resistivity on first and second portions of a semiconductor substrate. The first portion of the semiconductor substrate may include a memory cell array portion of the substrate and the second portion of the semiconductor substrate may include a peripheral circuit portion of the substrate, which extends adjacent the memory cell array portion. The first electrically conductive layer is patterned to define an upper capacitor electrode on the first portion of the substrate and a resistive pattern on the second portion of the substrate. A second electrically conductive layer is then formed on a third portion of the substrate and on the resistive pattern.Type: ApplicationFiled: July 19, 2005Publication date: April 27, 2006Inventor: Kwang-youl Chun
-
Patent number: 6607983Abstract: The present invention provides a method of eliminating or covering a defect source in a wafer edge region for semiconductor fabrication. During the etching process of a sacrificial oxide layer for storage node openings, the sacrificial oxide layer has a rumple topology in the wafer edge region due to etching non-uniformity of a photoresist layer formed on the sacrificial oxide layer. Subsequent deposition of a conductive layer and planarization etching, the conductive layer undesirably remains at the wafer edge region as a defect source. Such conductive contaminant particles dislodge, causing many problems in the wafer main region. The present invention removes such a defect source via two methods. One is to directly remove the defect source using a photoresist pattern exposing thereof. The other is to fix the defect source in place in the wafer edge region by protecting thereof by a photoresist pattern during subsequent cleaning processes.Type: GrantFiled: November 6, 2000Date of Patent: August 19, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Youl Chun, Yun-Jae Lee, Won-Seong Lee, Jeong-Hoon Oh, Kyu-Hyun Lee
-
Patent number: 6335285Abstract: There is provided a method for manufacturing a semiconductor device which can provide global planarization between a cell array region and a periphery region by a simple process. An interlevel dielectric layer is formed over the entire surface of a semiconductor substrate where a global step difference exists between a cell array region and a periphery region. A first material layer serving as a stopper is formed on the interlevel dielectric layer. A contact hole partially exposing the semiconductor substrate of the cell array region is formed by patterning the first material layer and the interlevel dielectric layer. A conductive layer is formed over the entire surface of the semiconductor substrate where the contact hole is formed. Global planarization is provided between the cell array region and the periphery region by performing a chemical mechanical polishing (CMP) process on the semiconductor substrate where the conductive layer is formed.Type: GrantFiled: March 2, 1999Date of Patent: January 1, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-youl Chun, Jun-yong Noh, Yoon-jae Lee
-
Patent number: 6171926Abstract: Integrated circuit capacitor lower electrodes are fabricated by forming a plurality of spaced-apart contact pads on an integrated circuit substrate. A first insulating layer is formed on the integrated circuit substrate including on the contact pads. A plurality of spaced-apart conductive lines is formed on the first insulating layer that are laterally offset from the plurality of spaced-apart contact pads. A second insulating layer is formed on the first insulating layer including on the conductive lines. A buffer layer comprising material that is different from the second insulating layer, is formed on the second insulating layer. Openings are formed that extend through the buffer layer, through the second insulating layer and into the first insulating layer between the conductive lines to expose the contact pads. A conductive layer is formed in the openings and on the buffer layer. The conductive layer is etched between the openings to form the capacitor lower electrodes.Type: GrantFiled: April 9, 1999Date of Patent: January 9, 2001Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Youl Chun, Young-Woo Park, Yong-Jin Kim