Patents by Inventor Kwang-Min Park
Kwang-Min Park has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240081061Abstract: A volatile memory device and a nonvolatile memory device are provided. Provided is a plurality of gate electrodes and a plurality of insulating patterns alternately stacked on top of each other in a first direction, an information storage film formed along a sidewall of a trench, wherein the trench extends through the plurality of gate electrodes and the insulating patterns in the first direction, and a semiconductor pattern formed on the information storage film, wherein the semiconductor pattern is made of polycrystalline silicon composed of a first monocrystalline silicon and a second monocrystalline silicon, wherein a metal silicide is present in a grain boundary between the first monocrystalline silicon and the second monocrystalline silicon, wherein the metal silicide is absent in each of the first monocrystalline silicon and the second monocrystalline silicon except for the grain boundary therebetween.Type: ApplicationFiled: April 27, 2023Publication date: March 7, 2024Inventors: Yu Yeon KIM, Si Yeong YANG, Chae Ho KIM, Kwang Min PARK
-
Patent number: 11856794Abstract: A semiconductor memory device includes a first memory cell provided on a substrate, a second memory cell provided on the substrate and spaced apart from the first memory cell, a passivation layer extending along a side surface of the first memory cell and a side surface of the second memory cell, and a gap fill layer covering the passivation layer. Each of the first memory cell and the second memory cell includes a selection pattern having ovonic threshold switching characteristics, and a storage pattern provided on the selection pattern. The passivation layer includes a lower portion filling a space between the selection pattern of the first memory cell and the selection pattern of the second memory cell, and an upper portion extending along a side surface of the storage pattern of each of the first memory cell and the second memory cell.Type: GrantFiled: June 30, 2021Date of Patent: December 26, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong Sung Choi, Jong Uk Kim, Kwang Min Park, Zhe Wu, Ja Bin Lee, Jae Ho Jung
-
Patent number: 11781211Abstract: In a method for coating on a surface of a medical PEEK material with titanium to have a microporous structure, titanium is coated on a surface of polyether ether ketone (PEEK) via magnetron sputtering. The surface of the titanium coated on the surface of PEEK is polished via an electromagnetic polishing apparatus. A thin-film with titanium dioxide (TiO2) having a microporous structure is formed on the polished surface of the titanium via an anodic oxidation treatment.Type: GrantFiled: July 19, 2018Date of Patent: October 10, 2023Assignee: OSONG MEDICAL INNOVATION FOUNDATIONInventors: Tae Gon Jung, Yong Hoon Jeong, Su Won Lee, Kwang Min Park, Jae Woong Yang, Jae Young Jung, Kwan Su Kang
-
Publication number: 20220059615Abstract: A semiconductor memory device includes a first memory cell provided on a substrate, a second memory cell provided on the substrate and spaced apart from the first memory cell, a passivation layer extending along a side surface of the first memory cell and a side surface of the second memory cell, and a gap fill layer covering the passivation layer. Each of the first memory cell and the second memory cell includes a selection pattern having ovonic threshold switching characteristics, and a storage pattern provided on the selection pattern. The passivation layer includes a lower portion filling a space between the selection pattern of the first memory cell and the selection pattern of the second memory cell, and an upper portion extending along a side surface of the storage pattern of each of the first memory cell and the second memory cell.Type: ApplicationFiled: June 30, 2021Publication date: February 24, 2022Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong Sung CHOI, Jong Uk Kim, Kwang Min Park, Zhe Wu, Ja Bin Lee, Jae Ho Jung
-
Patent number: 11181508Abstract: A gas sensing system includes a driving circuit chip, and a gas sensor, a temperature sensor, and a humidity sensor, which are located on the driving circuit chip. The gas sensing system compensates a gas sensing result based on at least one of a temperature sensing result and a humidity sensing result and generates a gas sensing signal. The gas sensor includes a first resonator and a first sensing film being configured to sense a first gas and located on the first resonator to be exposed to the outside. The temperature sensor includes a second resonator and an encapsulation layer located above the second resonator not to expose the second resonator to the outside, and the humidity sensor includes a third resonator.Type: GrantFiled: May 20, 2019Date of Patent: November 23, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Si-hoon Lee, Min-chul Lee, Kwang-min Park, Jeong-ho Park
-
Patent number: 11171287Abstract: A variable resistance memory device may include a memory unit including a first electrode disposed on a substrate, a variable resistance pattern disposed on the first electrode and a second electrode disposed on the variable resistance pattern, a selection pattern disposed on the memory unit, and a capping structure covering a sidewall of the selection pattern. The capping structure may include a first capping pattern and a second capping pattern sequentially stacked on at least one sidewall of the selection pattern. The first capping pattern may be silicon pattern, and the second capping pattern may include a nitride.Type: GrantFiled: March 27, 2019Date of Patent: November 9, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-Uk Kim, Young-Min Ko, Byong-Ju Kim, Kwang-Min Park, Jeong-Hee Park, Dong-Sung Choi
-
Patent number: 11119075Abstract: A gas sensor including a gas sensing device having a resonant frequency that varies with adsorbed chemicals, a frequency detector configured to detect the resonant frequency of the gas sensing device, a calibrator configured to generate current calibration data based on the resonant frequency of the gas sensing device which has been heated to a calibration temperature in a calibration mode, and a compensator configured to adjust an output value of the frequency detector based on the current calibration data in a sensing mode may be provided.Type: GrantFiled: May 16, 2019Date of Patent: September 14, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-ho Park, Eun-je Hyun, Kwang-min Park, Min-chul Lee
-
Publication number: 20210079532Abstract: In a method for coating on a surface of a medical PEEK material with titanium to have a microporous structure, titanium is coated on a surface of polyether ether ketone (PEEK) via magnetron sputtering. The surface of the titanium coated on the surface of PEEK is polished via an electromagnetic polishing apparatus. A thin-film with titanium dioxide (TiO2) having a microporous structure is formed on the polished surface of the titanium via an anodic oxidation treatment.Type: ApplicationFiled: July 19, 2018Publication date: March 18, 2021Applicant: OSONG MEDICAL INNOVATION FOUNDATIONInventors: Tae Gon JUNG, Yong Hoon JEONG, Su Won LEE, Kwang Min PARK, Jae Woong YANG, Jae Young JUNG, Kwan Su KANG
-
Publication number: 20200132630Abstract: A gas sensing system includes a driving circuit chip, and a gas sensor, a temperature sensor, and a humidity sensor, which are located on the driving circuit chip. The gas sensing system compensates a gas sensing result based on at least one of a temperature sensing result and a humidity sensing result and generates a gas sensing signal. The gas sensor includes a first resonator and a first sensing film being configured to sense a first gas and located on the first resonator to be exposed to the outside. The temperature sensor includes a second resonator and an encapsulation layer located above the second resonator not to expose the second resonator to the outside, and the humidity sensor includes a third resonator.Type: ApplicationFiled: May 20, 2019Publication date: April 30, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Si-hoon Lee, Min-chul LEE, Kwang-min PARK, Jeong-ho PARK
-
Publication number: 20200132631Abstract: A resonator sensor device includes a lower electrode located on a substrate, a piezoelectric layer located on the lower electrode, an upper electrode located on the piezoelectric layer, an upper passivation layer located on the upper electrode, the upper passivation layer including a hydrophobic material, and a gas sensing layer located on the upper passivation layer.Type: ApplicationFiled: July 9, 2019Publication date: April 30, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Si-hoon LEE, Kwang-min PARK, Min-chul LEE, Jae-heung LIM
-
Publication number: 20200110060Abstract: A gas sensor including a gas sensing device having a resonant frequency that varies with adsorbed chemicals, a frequency detector configured to detect the resonant frequency of the gas sensing device, a calibrator configured to generate current calibration data based on the resonant frequency of the gas sensing device which has been heated to a calibration temperature in a calibration mode, and a compensator configured to adjust an output value of the frequency detector based on the current calibration data in a sensing mode may be provided.Type: ApplicationFiled: May 16, 2019Publication date: April 9, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Jeong-ho Park, Eun-je HYUN, Kwang-min PARK, Min-chul LEE
-
Publication number: 20200066981Abstract: A variable resistance memory device may include a memory unit including a first electrode disposed on a substrate, a variable resistance pattern disposed on the first electrode and a second electrode disposed on the variable resistance pattern, a selection pattern disposed on the memory unit, and a capping structure covering a sidewall of the selection pattern. The capping structure may include a first capping pattern and a second capping pattern sequentially stacked on at least one sidewall of the selection pattern. The first capping pattern may be silicon pattern, and the second capping pattern may include a nitride.Type: ApplicationFiled: March 27, 2019Publication date: February 27, 2020Inventors: JONG-UK KIM, Young-Min KO, Byong-Ju KIM, Kwang-Min PARK, Jeong-Hee PARK, Dong-Sung CHOI
-
Patent number: 10391747Abstract: A swelling tape is disclosed comprising a polyurethane film and a method for manufacturing the same. The swelling tape comprises: a base layer including a polyurethane film that is composed of a chain of monomers joined by urethane links as a result of a reaction between a liquid polyol and a crosslinker; and an adhesive layer formed on a first surface of the base layer in a direction horizontal to a lengthwise direction of the base layer. When made with the liquid polyol and the crosslinker, a resulting polyurethane film exhibits appearance and performance similar to polyurethane film prepared through extrusion. The resulting polyurethane film has a uniform thickness and the advantage of being produced at a low cost.Type: GrantFiled: October 29, 2015Date of Patent: August 27, 2019Assignee: SEIL HITEC CO., LTD.Inventor: Kwang-Min Park
-
Patent number: 10322135Abstract: The present invention relates to a pharmaceutical composition comprising a compound of formula (1), (2) or (3) as defined in the specification for the prevention or treatment of diseases associated with oxidative stress, mitochondria dysfunction, hypoxic injury, necrosis and/or ischemic reperfusion injury, and a cosmetic composition comprising an indole compound having an antioxidant effect.Type: GrantFiled: February 24, 2017Date of Patent: June 18, 2019Assignee: LG CHEM, LTD.Inventors: Soon Ha Kim, Hyoung Jin Kim, Heui Sul Park, Seon Yeong Gu, Hyo Shin Kwak, Du Hee Park, Hyo Soo Kim, Hyun Jai Cho, Ji Hyun Kim, Ju Young Kim, Kwang Min Park
-
Patent number: 10224185Abstract: A substrate processing apparatus including a process chamber configured to receive a plurality of substrates oriented in a horizontal manner and vertically arranged with respect to the process chamber, a process gas supply unit configured to supply at least one process gas to the process chamber through a process gas supply nozzle, the process gas supply nozzle along an inner wall of the process chamber in a direction in which the substrates are sacked, an exhaust unit configured to exhaust the process gas from the process chamber, and a blocking gas supply unit configured to supply a blocking gas through a blocking gas injector provided in a circumferential direction of the process chamber such that a flow of the process gas in the process chamber is controlled may be provided.Type: GrantFiled: April 17, 2015Date of Patent: March 5, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Young-jin Noh, Kwang-min Park, Eun-sung Seo, Young-chang Song, Jae-young Ahn, Hun-hyeong Lim, Ji-hoon Choi
-
Patent number: 9991281Abstract: A semiconductor device is provided as follows. A tunnel insulation layer is disposed on a substrate. The tunnel insulation layer includes a first silicon oxide layer, a second silicon oxide layer, and a silicon layer interposed between the first silicon oxide layer and the second silicon oxide layer. The silicon layer has a thickness smaller than a thickness of each of the first silicon oxide layer and the second silicon oxide layer. A gate pattern is disposed on the tunnel insulation layer.Type: GrantFiled: August 8, 2017Date of Patent: June 5, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Mi Yun, Young-Jin Noh, Kwang-Min Park, Jae-Young Ahn, Guk-Hyon Yon, Dong-Chul Yoo, Joong-Yun Ra, Young-Seon Son, Jeon-Il Lee, Hun-Hyeong Lim
-
Patent number: 9882018Abstract: A semiconductor device includes: a substrate including a channel region; a gate dielectric a tunneling layer, a charge storage layer, and a blocking layer sequentially disposed on the channel region; and a gate electrode disposed on the gate dielectric, wherein the tunneling layer has variations in nitrogen concentrations in a direction perpendicular to the channel region, and has a maximum nitrogen concentration in a position shifted from a center of the tunneling layer toward the charge storage layer.Type: GrantFiled: May 15, 2015Date of Patent: January 30, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Young Jin Noh, Jae Ho Choi, Bio Kim, Kwang Min Park, Jae Young Ahn, Dong Chul Yoo, Seung Hyun Lim, Jeon Il Lee
-
Publication number: 20170358596Abstract: A semiconductor device is provided as follows. A tunnel insulation layer is disposed on a substrate. The tunnel insulation layer includes a first silicon oxide layer, a second silicon oxide layer, and a silicon layer interposed between the first silicon oxide layer and the second silicon oxide layer. The silicon layer has a thickness smaller than a thickness of each of the first silicon oxide layer and the second silicon oxide layer. A gate pattern is disposed on the tunnel insulation layer.Type: ApplicationFiled: August 8, 2017Publication date: December 14, 2017Inventors: JU-MI YUN, Young-Jin Noh, Kwang-Min Park, Jae-Young Ahn, Guk-Hyon Yon, Dong-Chul Yoo, Joong-Yun Ra, Young-Seon Son, Jeon-Il Lee, Hun-Hyeong Lim
-
Publication number: 20170253007Abstract: The present disclosure provides a headliner for a vehicle. The headliner includes a foam; a hot melt film positioned on a surface of the foam; a reinforcement sheet positioned on the hot melt film; and a heat shielding layer coated with a thermal barrier material on the reinforcement sheet. In particular, the heat shielding layer includes a carbon nanotube.Type: ApplicationFiled: October 28, 2016Publication date: September 7, 2017Applicants: HYUNDAI MOTOR COMPANY, KIA MOTORS CORPORATIONInventors: Hee Sang PARK, Dae Ig JUNG, Seok Jun YONG, Kwang Min PARK, Il No LEE, Choong Ho KWON, JangSeok PARK
-
Patent number: 9754959Abstract: A semiconductor device is provided as follows. A tunnel insulation layer is disposed on a substrate. The tunnel insulation layer includes a first silicon oxide layer, a second silicon oxide layer, and a silicon layer interposed between the first silicon oxide layer and the second silicon oxide layer. The silicon layer has a thickness smaller than a thickness of each of the first silicon oxide layer and the second silicon oxide layer. A gate pattern is disposed on the tunnel insulation layer.Type: GrantFiled: December 9, 2015Date of Patent: September 5, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Mi Yun, Young-Jin Noh, Kwang-Min Park, Jae-Young Ahn, Guk-Hyon Yon, Dong-Chul Yoo, Joong-Yun Ra, Young-Seon Son, Jeon-Il Lee, Hun-Hyeong Lim