Patents by Inventor Kyle A. Ritter
Kyle A. Ritter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240099007Abstract: A microelectronic device comprises a stack structure comprising a stack structure comprising a vertically alternating sequence of conductive structures and insulative structures arranged in tiers, the stack structure divided into block structures separated from one another by slot structures, strings of memory cells vertically extending through the block structures of the stack structure, the strings of memory cells individually comprising a channel material vertically extending through the stack structure, an additional stack structure vertically overlying the stack structure and comprising a vertical sequence of additional conductive structures and additional insulative structures arranged in additional tiers, first pillars extending through the additional stack structure and vertically overlying the strings of memory cells, each of the first pillars horizontally offset from a center of a corresponding string of memory cells, second pillars extending through the additional stack structure and vertically oveType: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: Yoshiaki Fukuzumi, Jun Fujiki, Matthew J. King, Sidhartha Gupta, Paolo Tessariol, Kunal Shrotri, Kye Hyun Baek, Kyle A. Ritter, Shuji Tanaka, Umberto Maria Meotto, Richard J. Hill, Matthew Holland
-
Patent number: 11903196Abstract: A microelectronic device comprises a stack structure comprising a stack structure comprising a vertically alternating sequence of conductive structures and insulative structures arranged in tiers, the stack structure divided into block structures separated from one another by slot structures, strings of memory cells vertically extending through the block structures of the stack structure, the strings of memory cells individually comprising a channel material vertically extending through the stack structure, an additional stack structure vertically overlying the stack structure and comprising a vertical sequence of additional conductive structures and additional insulative structures arranged in additional tiers, first pillars extending through the additional stack structure and vertically overlying the strings of memory cells, each of the first pillars horizontally offset from a center of a corresponding string of memory cells, second pillars extending through the additional stack structure and vertically oveType: GrantFiled: December 18, 2020Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Yoshiaki Fukuzumi, Jun Fujiki, Matthew J. King, Sidhartha Gupta, Paolo Tessariol, Kunal Shrotri, Kye Hyun Baek, Kyle A. Ritter, Shuji Tanaka, Umberto Maria Meotto, Richard J. Hill, Matthew Holland
-
Patent number: 11728263Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: GrantFiled: February 25, 2022Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Publication number: 20220415917Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures arranged in tiers, each of the tiers individually comprising a conductive structure and an insulative structure, strings of memory cells vertically extending through the stack structure, the strings of memory cells comprising a channel material vertically extending through the stack structure, and another stack structure vertically overlying the stack structure and comprising other tiers of alternating levels of other conductive structures and other insulative structures, the other conductive structures exhibiting a conductivity greater than a conductivity of the conductive structures of the stack structure. Related memory devices, electronic systems, and methods are also described.Type: ApplicationFiled: August 26, 2022Publication date: December 29, 2022Inventors: Daniel Billingsley, Matthew J. King, Jordan D. Greenlee, Yongjun J. Hu, Tom George, Amritesh Rai, Sidhartha Gupta, Kyle A. Ritter
-
Patent number: 11527546Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures arranged in tiers, each of the tiers individually comprising a conductive structure and an insulative structure, strings of memory cells vertically extending through the stack structure, the strings of memory cells comprising a channel material vertically extending through the stack structure, and another stack structure vertically overlying the stack structure and comprising other tiers of alternating levels of other conductive structures and other insulative structures, the other conductive structures exhibiting a conductivity greater than a conductivity of the conductive structures of the stack structure. Related memory devices, electronic systems, and methods are also described.Type: GrantFiled: July 30, 2020Date of Patent: December 13, 2022Assignee: Micron Technology, Inc.Inventors: Daniel Billingsley, Matthew J. King, Jordan D. Greenlee, Yongjun J. Hu, Tom George, Amritesh Rai, Sidhartha Gupta, Kyle A. Ritter
-
Publication number: 20220384242Abstract: A method of forming an apparatus includes forming pillar structures extending vertically through a first isolation material, forming conductive lines operatively coupled to the pillar structures, forming dielectric structures overlying the conductive lines, and forming air gaps between neighboring conductive lines. The air gaps are laterally adjacent to the conductive lines with a portion of the air gaps extending above a plane of an upper surface of the laterally adjacent conductive lines and a portion of the air gaps extending below a plane of a lower surface of the laterally adjacent conductive lines. Apparatuses, memory devices, methods of forming a memory device, and electronic systems are also disclosed.Type: ApplicationFiled: August 8, 2022Publication date: December 1, 2022Inventors: Sidhartha Gupta, David Ross Economy, Richard J. Hill, Kyle A. Ritter, Naveen Kaushik
-
Patent number: 11456208Abstract: A method of forming an apparatus includes forming pillar structures extending vertically through a first isolation material, forming conductive lines operatively coupled to the pillar structures, forming dielectric structures overlying the conductive lines, and forming air gaps between neighboring conductive lines. The air gaps are laterally adjacent to the conductive lines with a portion of the air gaps extending above a plane of an upper surface of the laterally adjacent conductive lines and a portion of the air gaps extending below a plane of a lower surface of the laterally adjacent conductive lines. Apparatuses, memory devices, methods of forming a memory device, and electronic systems are also disclosed.Type: GrantFiled: August 11, 2020Date of Patent: September 27, 2022Assignee: Micron Technology, Inc.Inventors: Sidhartha Gupta, David Ross Economy, Richard J. Hill, Kyle A. Ritter, Naveen Kaushik
-
Publication number: 20220238546Abstract: Some embodiments include an integrated assembly having a channel-material-pillar extending vertically through a stack of alternating conductive levels and insulative levels. The channel-material-pillar includes a first semiconductor material. A second semiconductor material is directly against an upper region of the channel-material-pillar. The second semiconductor material has a higher dopant concentration than the first semiconductor material and joins to the first semiconductor along an abrupt interfacial region such that there is little to no mixing of dopant from the second semiconductor material into the first semiconductor material. Some embodiments include methods of forming integrated assemblies.Type: ApplicationFiled: January 26, 2021Publication date: July 28, 2022Applicant: Micron Technology, Inc.Inventors: Sidhartha Gupta, Naveen Kaushik, Pankaj Sharma, Kyle A. Ritter
-
Publication number: 20220199641Abstract: A microelectronic device comprises a stack structure comprising a stack structure comprising a vertically alternating sequence of conductive structures and insulative structures arranged in tiers, the stack structure divided into block structures separated from one another by slot structures, strings of memory cells vertically extending through the block structures of the stack structure, the strings of memory cells individually comprising a channel material vertically extending through the stack structure, an additional stack structure vertically overlying the stack structure and comprising a vertical sequence of additional conductive structures and additional insulative structures arranged in additional tiers, first pillars extending through the additional stack structure and vertically overlying the strings of memory cells, each of the first pillars horizontally offset from a center of a corresponding string of memory cells, second pillars extending through the additional stack structure and vertically oveType: ApplicationFiled: December 18, 2020Publication date: June 23, 2022Inventors: Yoshiaki Fukuzumi, Jun Fujiki, Matthew J. King, Sidhartha Gupta, Paolo Tessariol, Kunal Shrotri, Kye Hyun Baek, Kyle A. Ritter, Shuji Tanaka, Umberto Maria Meotto, Richard J. Hill, Matthew Holland
-
Publication number: 20220181254Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: ApplicationFiled: February 25, 2022Publication date: June 9, 2022Applicant: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Patent number: 11302628Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: GrantFiled: July 9, 2020Date of Patent: April 12, 2022Assignee: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Publication number: 20220051930Abstract: A method of forming an apparatus includes forming pillar structures extending vertically through a first isolation material, forming conductive lines operatively coupled to the pillar structures, forming dielectric structures overlying the conductive lines, and forming air gaps between neighboring conductive lines. The air gaps are laterally adjacent to the conductive lines with a portion of the air gaps extending above a plane of an upper surface of the laterally adjacent conductive lines and a portion of the air gaps extending below a plane of a lower surface of the laterally adjacent conductive lines. Apparatuses, memory devices, methods of forming a memory device, and electronic systems are also disclosed.Type: ApplicationFiled: August 11, 2020Publication date: February 17, 2022Inventors: Sidhartha Gupta, David Ross Economy, Richard J. Hill, Kyle A. Ritter, Naveen Kaushik
-
Publication number: 20220037350Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures arranged in tiers, each of the tiers individually comprising a conductive structure and an insulative structure, strings of memory cells vertically extending through the stack structure, the strings of memory cells comprising a channel material vertically extending through the stack structure, and another stack structure vertically overlying the stack structure and comprising other tiers of alternating levels of other conductive structures and other insulative structures, the other conductive structures exhibiting a conductivity greater than a conductivity of the conductive structures of the stack structure. Related memory devices, electronic systems, and methods are also described.Type: ApplicationFiled: July 30, 2020Publication date: February 3, 2022Inventors: Daniel Billingsley, Matthew J. King, Jordan D. Greenlee, Yongjun J. Hu, Tom George, Amritesh Rai, Sidhartha Gupta, Kyle A. Ritter
-
Publication number: 20220013450Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: ApplicationFiled: July 9, 2020Publication date: January 13, 2022Applicant: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Publication number: 20200176127Abstract: A system for providing guideline concordance may include at least one processing device programmed to receive, via a graphical user interface of a user device, a search term associated with a drug; access a structured database to identify, based on the search term, a description of at least one regimen that includes the search term; display, via the graphical user interface, a selectable identifier of the at least one regimen; receive, via the graphical user interface, a selection of a regimen, wherein the regimen is associated with the drug; generate, based on the structured database, one or more indications that are concordant for the regimen; receive, via the graphical user interface, a selection of a concordant indication; and store, in an electronic health record database, a patient record with information identifying the selected regimen and the selected indication.Type: ApplicationFiled: December 3, 2019Publication date: June 4, 2020Applicant: Flatiron Health, Inc.Inventors: Jessie Tseng, James Tyler Martineau, Vivien Liu Ekuan, Dominique Connolly, Neal J. Meropol, Robert Jeffrey Green, Harvey James Hamrick, JR., Alison Fugaro, Helaina Talcott, Amila Meera Patel, Michael Tyler Haydell, Kyle Ritter
-
Patent number: 9401285Abstract: Systems and methods for chemical mechanical planarization topography control via implants are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes increasing the content of at least one of silicon or germanium in at least select regions of a dielectric material thereby reducing the material removal rate for a chemical mechanical polishing (CMP) process at the select regions, and removing material from the dielectric material using the CMP process. In another embodiment, a method of manufacturing a semiconductor device includes increasing content of at least one of boron, phosphorus, or hydrogen in at least select regions of a dielectric material thereby increasing the material removal rate of a CMP process at the select regions, and removing material from the dielectric material using the CMP process.Type: GrantFiled: December 16, 2014Date of Patent: July 26, 2016Assignee: Micron Technology, Inc.Inventors: Andrew Carswell, Tony M. Lindenberg, Mark Morley, Kyle Ritter, Lequn Liu
-
Publication number: 20160172208Abstract: Systems and methods for chemical mechanical planarization topography control via implants are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes increasing the content of at least one of silicon or germanium in at least select regions of a dielectric material thereby reducing the material removal rate for a chemical mechanical polishing (CMP) process at the select regions, and removing material from the dielectric material using the CMP process. In another embodiment, a method of manufacturing a semiconductor device includes increasing content of at least one of boron, phosphorus, or hydrogen in at least select regions of a dielectric material thereby increasing the material removal rate of a CMP process at the select regions, and removing material from the dielectric material using the CMP process.Type: ApplicationFiled: December 16, 2014Publication date: June 16, 2016Inventors: Andrew Carswell, Tony M. Lindenberg, Mark Morley, Kyle Ritter, Lequn Liu