Patents by Inventor Lakshminarayana Arimilli
Lakshminarayana Arimilli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11341060Abstract: In a data processing environment, a communication interface of a second host data processing system receives, from a first host data processing system, a host command in a first command set. The host command specifies a memory access to a memory coupled to the second host data processing system. The communication interface translates the host command into a command in a different second command set emulating coupling of an attached functional unit to the communication interface. The communication interface presents the second command to a host bus protocol interface of the second host data processing system. Based on receipt of the second command, the host bus protocol interface initiates, on a system fabric of the second host data processing system, a host bus protocol memory access request specifying the memory access.Type: GrantFiled: August 11, 2020Date of Patent: May 24, 2022Assignee: International Business Machines CorporationInventors: Michael S. Siegel, William J. Starke, Jeffrey A. Stuecheli, Lakshminarayana Arimilli, Kenneth M. Valk, James Mikos, David Krolak
-
Publication number: 20220050787Abstract: In a data processing environment, a communication interface of a second host data processing system receives, from a first host data processing system, a host command in a first command set. The host command specifies a memory access to a memory coupled to the second host data processing system. The communication interface translates the host command into a command in a different second command set emulating coupling of an attached functional unit to the communication interface. The communication interface presents the second command to a host bus protocol interface of the second host data processing system. Based on receipt of the second command, the host bus protocol interface initiates, on a system fabric of the second host data processing system, a host bus protocol memory access request specifying the memory access.Type: ApplicationFiled: August 11, 2020Publication date: February 17, 2022Inventors: Michael S. Siegel, William J. Starke, Jeffrey A. Stuecheli, Lakshminarayana Arimilli, Kenneth M. Valk, James Mikos, David Krolak
-
Patent number: 11113204Abstract: An integrated circuit includes a first communication interface for communicatively coupling the integrated circuit with a coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an accelerator functional unit and an effective address-based accelerator cache for buffering copies of data from the system memory of the coherent data processing system, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory.Type: GrantFiled: April 18, 2019Date of Patent: September 7, 2021Assignee: International Business Machines CorporationInventors: Bartholomew Blaner, Michael S. Siegel, Jeffrey A. Stuecheli, William J. Starke, Kenneth M. Valk, John D. Irish, Lakshminarayana Arimilli
-
Patent number: 11030110Abstract: An integrated circuit includes a first communication interface for communicatively coupling the integrated circuit with a coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an effective address-based accelerator cache for buffering copies of data from a system memory, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory. The integrated circuit further includes request logic that communicates memory access requests and request responses with the accelerator unit.Type: GrantFiled: April 26, 2019Date of Patent: June 8, 2021Assignee: International Business Machines CorporationInventors: Michael S. Siegel, Bartholomew Blaner, Jeffrey A. Stuecheli, William J. Starke, Derek E. Williams, Kenneth M. Valk, John D. Irish, Lakshminarayana Arimilli
-
Patent number: 10846235Abstract: An integrated circuit for a coherent data processing system includes a first communication interface for communicatively coupling the integrated circuit with the coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an effective address-based accelerator cache for buffering copies of data from a system memory of the coherent data processing system, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory. The integrated circuit further includes request logic that communicates memory access requests and request responses with the accelerator unit via the second communication interface.Type: GrantFiled: March 15, 2019Date of Patent: November 24, 2020Assignee: International Business Machines CorporationInventors: Bartholomew Blaner, Michael S. Siegel, Jeffrey A. Stuecheli, William J. Starke, Kenneth M. Valk, John D. Irish, Lakshminarayana Arimilli
-
Patent number: 10761995Abstract: An integrated circuit includes a first communication interface for communicatively coupling the integrated circuit with a coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an effective address-based accelerator cache for buffering copies of data from a system memory, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory. The integrated circuit further includes directory control logic that configures at least a number of congruence classes utilized in the real address-based directory based on configuration parameters specified on behalf of or by the accelerator unit.Type: GrantFiled: April 26, 2019Date of Patent: September 1, 2020Assignee: International Business Machines CorporationInventors: Bartholomew Blaner, Jeffrey A. Stuecheli, Michael S. Siegel, William J. Starke, Curtis C. Wollbrink, Kenneth M. Valk, Lakshminarayana Arimilli, John D. Irish
-
Publication number: 20190332549Abstract: An integrated circuit includes a first communication interface for communicatively coupling the integrated circuit with a coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an effective address-based accelerator cache for buffering copies of data from a system memory, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory. The integrated circuit further includes directory control logic that configures at least a number of congruence classes utilized in the real address-based directory based on configuration parameters specified on behalf of or by the accelerator unit.Type: ApplicationFiled: April 26, 2019Publication date: October 31, 2019Inventors: BARTHOLOMEW BLANER, JEFFREY A. STUECHELI, MICHAEL S. SIEGEL, WILLIAM J. STARKE, CURTIS C. WOLLBRINK, KENNETH M. VALK, LAKSHMINARAYANA ARIMILLI, JOHN D. IRISH
-
Publication number: 20190332537Abstract: An integrated circuit for a coherent data processing system includes a first communication interface for communicatively coupling the integrated circuit with the coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an effective address-based accelerator cache for buffering copies of data from a system memory of the coherent data processing system, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory. The integrated circuit further includes request logic that communicates memory access requests and request responses with the accelerator unit via the second communication interface.Type: ApplicationFiled: March 15, 2019Publication date: October 31, 2019Inventors: BARTHOLOMEW BLANER, MICHAEL S. SIEGEL, JEFFREY A. STUECHELI, WILLIAM J. STARKE, KENNETH M. VALK, JOHN D. IRISH, LAKSHMINARAYANA ARIMILLI
-
Publication number: 20190332548Abstract: An integrated circuit includes a first communication interface for communicatively coupling the integrated circuit with a coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an accelerator functional unit and an effective address-based accelerator cache for buffering copies of data from the system memory of the coherent data processing system, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory.Type: ApplicationFiled: April 18, 2019Publication date: October 31, 2019Inventors: BARTHOLOMEW BLANER, MICHAEL S. SIEGEL, JEFFREY A. STUECHELI, WILLIAM J. STARKE, KENNETH M. VALK, JOHN D. IRISH, LAKSHMINARAYANA ARIMILLI
-
Publication number: 20190332551Abstract: An integrated circuit includes a first communication interface for communicatively coupling the integrated circuit with a coherent data processing system, a second communication interface for communicatively coupling the integrated circuit with an accelerator unit including an effective address-based accelerator cache for buffering copies of data from a system memory, and a real address-based directory inclusive of contents of the accelerator cache. The real address-based directory assigns entries based on real addresses utilized to identify storage locations in the system memory. The integrated circuit further includes request logic that communicates memory access requests and request responses with the accelerator unit.Type: ApplicationFiled: April 26, 2019Publication date: October 31, 2019Inventors: MICHAEL S. SIEGEL, BARTHOLOMEW BLANER, JEFFREY A. STUECHELI, WILLIAM J. STARKE, DEREK E. WILLIAMS, KENNETH M. VALK, JOHN D. IRISH, LAKSHMINARAYANA ARIMILLI
-
Patent number: 8302109Abstract: A synchronization optimized queuing method and device to minimize software/hardware interaction in network interface hardware during an end-of-initiative process, including network adapter queue implementations for network interface hardware for optimized communication in a computer system. An end-of-initiative procedure to ensure that the network interface hardware has received an interrupt enable and to recheck the interrupt queue is unnecessary in the present invention.Type: GrantFiled: February 24, 2009Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Lakshminarayana Arimilli, Claude Basso, Piyush Chaudhary, Bernard C. Drerup, Jody B. Joyner, Jan-Bernd Themann, Christoph Raisch, Colin B. Verrilli
-
Publication number: 20100217905Abstract: A synchronization optimized queuing method and device to minimize software/hardware interaction in network interface hardware during an end-of-initiative process, including network adapter queue implementations for network interface hardware for optimized communication in a computer system. An end-of-initiative procedure to ensure that the network interface hardware has received an interrupt enable and to recheck the interrupt queue is unnecessary in the present invention.Type: ApplicationFiled: February 24, 2009Publication date: August 26, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lakshminarayana Arimilli, Claude Basso, Piyush Chaudhary, Benard C. Drerup, Jody B. Joyner, Jan-Bernd Themann, Christoph Raisch, Colin B. Verrilli