Patents by Inventor Larg H. Weiland
Larg H. Weiland has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7673262Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: GrantFiled: May 13, 2008Date of Patent: March 2, 2010Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Publication number: 20080282210Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: ApplicationFiled: May 13, 2008Publication date: November 13, 2008Applicant: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Patent number: 7434197Abstract: A hot spot is identified within a mask layout design. The hot spot represents a local region of the mask layout design having one or more feature geometries susceptible to producing one or more fabrication deficiencies. A test structure is generated for the identified hot spot. The test structure is defined to emulate the one or more feature geometries susceptible to producing the one or more fabrication deficiencies. The test structure is fabricated on a test wafer using specified fabrication processes. The as-fabricated test structure is examined to identify one or more adjustments to either the feature geometries of the hot spot of the mask layout design or the specified fabrication processes, wherein the identified adjustments are capable of reducing the fabrication deficiencies.Type: GrantFiled: October 28, 2005Date of Patent: October 7, 2008Assignee: PDF Solutions, Inc.Inventors: Christoph Dolainsky, Jonathan O. Burrows, Dennis Ciplickas, Joseph C. Davis, Rakesh Vallishayee, Howard Read, Larg. H. Weiland, Christopher Hess
-
Patent number: 7373625Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: GrantFiled: August 10, 2006Date of Patent: May 13, 2008Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Patent number: 7356800Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: GrantFiled: August 10, 2006Date of Patent: April 8, 2008Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Publication number: 20070268731Abstract: For methods of creating pluralities of semiconductor test structure layouts from a graphical specification, systems include a GUI to draw objects representing shapes of such layout, and to parameterize those objects to size and interrelate those objects. The GUI supports placement of cells in hierarchical layers. The graphical specification is parsed into an ASCII descriptor file from which node information is extracted and connection information among nodes preserved in separate graphs for an X direction and a Y direction of the layout. That node and connection information is further processed to obtain equations having variables (parameters) that relate points in the layout a defined point, and those equations used in forming source code that can be executed with values for the variables in the source code.Type: ApplicationFiled: May 22, 2006Publication date: November 22, 2007Applicant: PDF Solutions, Inc.Inventors: Larg H. Weiland, Stefan Drapatz, Markus R. Decker
-
Patent number: 7197726Abstract: A test structure combines a first structure (1010) for erosion evaluation with a second structure (1000) for extraction of defect size distributions. The first structure (1010) is a loop structure usable determine a resistance value that varies with metal height. The second structure is a NEST structure (1000). Loop lines of the loop structure (1010) are connected on both sides of the NEST structure (1000).Type: GrantFiled: September 27, 2002Date of Patent: March 27, 2007Assignee: PDF Solutions, Inc.Inventors: Dennis J. Ciplickas, Markus Decker, Christopher Hess, Brian E. Stine, Larg H. Weiland
-
Patent number: 7174521Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: GrantFiled: March 10, 2005Date of Patent: February 6, 2007Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Patent number: 7154115Abstract: A test vehicle (100) comprises a substrate (99), a plurality of nested serpentine lines (202) on the substrate, and a plurality of test pads (204) on the substrate. Each serpentine line has a plurality of turn sections that comprise two parallel line segments connected by a perpendicular line segment. Each of the plurality of test pads is connected to a respective turn section of a respective one of the nested serpentine lines. Each pair of test pads connected to one of the subset of the nested serpentine lines has at least a respectively different turn section portion connected therebetween.Type: GrantFiled: March 26, 2003Date of Patent: December 26, 2006Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, Larg H. Weiland, Dennis J. Ciplickas
-
Patent number: 7024642Abstract: A characterization vehicle includes a substrate having at least one layer (300), and a plurality of pairs of nested serpentine lines on a single surface of a single layer of the substrate (301a . . . 301h, 302a . . . 302h), each pair of nested serpentine lines having a shared pad between them (312a . . . 312h).Type: GrantFiled: March 12, 2002Date of Patent: April 4, 2006Assignee: PDF Solutions, Inc.Inventors: Christopher Hess, David Stashower, Brian E. Stine, Larg H. Weiland, Richard Burch, Dennis J. Ciplickas
-
Patent number: 6901564Abstract: A yield for an integrated circuit is predicted by processing a wafer to have a portion fabricated with at least one layout attribute of the integrated circuit. The portion of the wafer is analyzed to determine an actual yield associated with the at least one layout attribute. A systematic yield associated with the at least one layout attribute is determined based on the actual yield and a predicted yield associated with the at least one layout attribute. The predicted yield assumes that random defects are the only yield loss mechanism. A yield of an actual or proprosed product layout is predicted for the integrated circuit based on the systematic yield.Type: GrantFiled: July 18, 2002Date of Patent: May 31, 2005Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Patent number: 6834375Abstract: A characterization vehicle includes at least one combinatorial logic circuit element, and a control circuit that controls the combinatorial logic circuit element. The control circuit includes an input mechanism for inputting a test pattern of signals into the combinatorial logic circuit element. An output mechanism stores an output pattern that is output by the combinatorial logic circuit element based on the test pattern. A ring bus connects the output means to the input means so as to cause oscillation. A counter counts a frequency of the oscillation, thereby to measure performance of the combinatorial logic circuit element.Type: GrantFiled: September 16, 2002Date of Patent: December 21, 2004Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, Larg H. Weiland, Dennis J. Ciplickas, John Kibarian
-
Publication number: 20040232910Abstract: A test structure combines a first structure (1010) for erosion evaluation with a second structure (1000) for extraction of defect size distributions. The first structure (1010) is a loop structure usable determine a resistance value that varies with metal height. The second structure is a NEST structure (1000). Loop lines of the loop structure (1010) are connected on both sides of the NEST structure (1000).Type: ApplicationFiled: July 16, 2004Publication date: November 25, 2004Inventors: Dennis J Ciplickas, Markus Decker, Christopher Hess, Brian E Stine, Larg H Weiland
-
Patent number: 6787800Abstract: A test vehicle has a plurality of the zig-zag structures which include: a first layer having a plurality of first elongated patterns oriented in a first direction; a second layer having a plurality of second elongated patterns oriented in a second direction substantially perpendicular to the first direction; and a plurality of vias or contacts conductively coupling ones of the first patterns to respective ones of the second patterns.Type: GrantFiled: July 24, 2002Date of Patent: September 7, 2004Assignee: PDF Solutions, Inc.Inventors: Larg H. Weiland, Christopher Hess
-
Publication number: 20040094762Abstract: A characterization vehicle includes a substrate having at least one layer (300), and a plurality of pairs of nested serpentine lines on a single surface of a single layer of the substrate (301a. . . 301h, 302a. . . 302h), each pair of nested serpentine lines having a shared pad between them (312a. . . 312h).Type: ApplicationFiled: September 12, 2003Publication date: May 20, 2004Inventors: Christopher Hess, David Stashower, Brian E. Stine, Larg H. Weiland, Richard Burch, Dennis J. Ciplickas
-
Publication number: 20030145292Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: ApplicationFiled: July 18, 2002Publication date: July 31, 2003Inventors: Brian E. Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph C. Davis, Purnendu K. Mozumder, Sherry F. Lee, Larg H. Weiland, Dennis J. Ciplickas, David M. Stashower
-
Publication number: 20030020503Abstract: A test vehicle has a plurality of the zig-zag structures which include: a first layer having a plurality of first elongated patterns oriented in a first direction; a second layer having a plurality of second elongated patterns oriented in a second direction substantially perpendicular to the first direction; and a plurality of vias or contacts conductively coupling ones of the first patterns to respective ones of the second patterns.Type: ApplicationFiled: July 24, 2002Publication date: January 30, 2003Inventors: Larg H. Weiland, Christopher Hess
-
Patent number: 6475871Abstract: A test structure for analyzing failures due to fabrication induced defects in integrated circuits includes a matrix of bit cells formed by word lines and bit lines. An associated word line probe pad is electrically connected to each word line and an associated bit line probe pad electrically connected to each bit line. A test structure is electrically connected between a word line and a bit line of an associated bit cell. Each test structure has at least one variable attribute which is used to detect defects and create yield models.Type: GrantFiled: November 17, 2000Date of Patent: November 5, 2002Assignee: PDF Solutions, Inc.Inventors: Brian E. Stine, Christopher Hess, Larg H. Weiland