Patents by Inventor Larry Eugene Mosley
Larry Eugene Mosley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7029962Abstract: Embodiments of methods of forming capacitors are generally described herein. Other embodiments may be described and claimed.Type: GrantFiled: July 27, 2004Date of Patent: April 18, 2006Assignee: Intel CorporationInventor: Larry Eugene Mosley
-
Patent number: 6801422Abstract: A capacitor includes a controlled collapse chip connection system coupled by vias to a plurality of conductive layers embedded in a dielectric. The capacitor and a die can each be mounted on opposite surfaces of a substrate using a controlled collapse chip connection. The controlled collapse chip connection provides a large number of leads for coupling to the conductive layers of the capacitor. The large number of leads reduce the inductance in the connection. For a thin substrate, the length of the conductive material connecting the capacitor to the die is short, and the inductance and resistance of the conductive material is low. A system comprising two dies can be fabricated in a small volume using a plurality of substrates and a single controlled collapse chip connection compatible capacitor for decoupling the two dies.Type: GrantFiled: December 28, 1999Date of Patent: October 5, 2004Assignee: Intel CorporationInventor: Larry Eugene Mosley
-
Patent number: 6770969Abstract: A capacitor includes a controlled collapse chip connection system coupled by vias to a plurality of conductive layers embedded in a dielectric. The capacitor and a die can each be mounted on opposite surfaces of a substrate using a controlled collapse chip connection. The controlled collapse chip connection provides a large number of leads for coupling to the conductive layers of the capacitor. The large number of leads reduce the inductance in the connection. For a thin substrate, the length of the conductive material connecting the capacitor to the die is short, and the inductance and resistance of the conductive material is low. A system comprising two dies can be fabricated in a small volume using a plurality of substrates and a single controlled collapse chip connection compatible capacitor for decoupling the two dies.Type: GrantFiled: February 13, 2002Date of Patent: August 3, 2004Assignee: Intel CorporationInventor: Larry Eugene Mosley
-
Patent number: 6743664Abstract: A method is provided including attaching an encapsulant to an integrated circuit (IC), forming a substrate from at least one layer of dielectric, attaching at least one electrical contact to the substrate, attaching a first surface of the substrate to the encapsulant so that the substrate is connected to the IC, attaching an electrical element to a second surface of the substrate, and electronically connecting the first surface of the substrate and the second surface of the substrate.Type: GrantFiled: December 6, 2001Date of Patent: June 1, 2004Assignee: Intel CorporationInventors: Chunlin Liang, Larry Eugene Mosley, Chun Mu
-
Patent number: 6724611Abstract: An integrated circuit thin film capacitor includes multiple layers of conductors separated by dielectric material. The conductive layers are connected to interconnect lands using conductive vias. The interconnect lands can be controlled collapse chip connection (C4) lands that allow the capacitor to be connected to a circuit board. In one embodiment, the capacitor is mounted on a circuit board in close proximity to a processor circuit. The multi layer capacitor of the present invention provides the ability to increase a capacitance value while lowering interconnect resistance and inductance.Type: GrantFiled: March 29, 2000Date of Patent: April 20, 2004Assignee: Intel CorporationInventor: Larry Eugene Mosley
-
Patent number: 6532143Abstract: A capacitor includes multiple tiers (302, 304, 306, 1210, 1212, 1310, 1312, 1380, FIGS. 3, 12, 13), which provide capacitance to a load at different inductance values. Each tier includes multiple layers (311-325, 1220, 1222, 1320, 1322, 1382, FIGS. 3, 12, 13) of patterned conductive material, which are separated by layers of dielectric material. In one embodiment, tiers are stacked in a vertical direction, and are electrically connected through vias (330, 332, 334, 1230, 1232, FIGS. 3, 12) that extend through some or all of the tiers. In another embodiment, one or more tiers (1310, 1312, FIG. 13) are located in a center region (1404, FIG. 14) of the capacitor, and one or more other tiers (1380, FIG. 13) are located in a peripheral region (1408, FIG. 14) of the capacitor. In that embodiment, the center tiers and peripheral tiers are electrically connected through one or more additional layers (1370, FIG. 13) of patterned conductive material.Type: GrantFiled: December 29, 2000Date of Patent: March 11, 2003Assignee: Intel CorporationInventors: David G. Figueroa, Kishore K. Chakravorty, Huong T. Do, Larry Eugene Mosley, Jorge Pedro Rodriguez, Ken Brown
-
Patent number: 6501251Abstract: A system includes a junction-field-effect transistor and a transmission line. The transmission line is coupled to the transistor to communicate a supply voltage from a first end of the transmission line to a first circuit located near a second end of the transmission line. The system also includes a second circuit to control operation of the transistor to regulate a decrease in the supply voltage between the first end of the transmission and the first circuit.Type: GrantFiled: October 4, 2001Date of Patent: December 31, 2002Assignee: Intel CorporationInventors: Larry Eugene Mosley, Edward R. Stanford
-
Publication number: 20020085334Abstract: A capacitor includes multiple tiers (302, 304, 306, 1210, 1212, 1310, 1312, 1380, FIGS. 3, 12, 13), which provide capacitance to a load at different inductance values. Each tier includes multiple layers (311-325, 1220, 1222, 1320, 1322, 1382, FIGS. 3, 12, 13) of patterned conductive material, which are separated by layers of dielectric material. In one embodiment, tiers are stacked in a vertical direction, and are electrically connected through vias (330, 332, 334, 1230, 1232, FIGS. 3, 12) that extend through some or all of the tiers. In another embodiment, one or more tiers (1310, 1312, FIG. 13) are located in a center region (1404, FIG. 14) of the capacitor, and one or more other tiers (1380, FIG. 13) are located in a peripheral region (1408, FIG. 14) of the capacitor. In that embodiment, the center tiers and peripheral tiers are electrically connected through one or more additional layers (1370, FIG. 13) of patterned conductive material.Type: ApplicationFiled: December 29, 2000Publication date: July 4, 2002Applicant: Intel CorporationInventors: David G. Figueroa, Kishore K. Chakravorty, Huong T. Do, Larry Eugene Mosley, Jorge Pedro Rodriguez, Ken Brown
-
Publication number: 20020081774Abstract: A method is provided including attaching an encapsulant to an integrated circuit (IC), forming a substrate from at least one layer of dielectric, attaching at least one electrical contact to the substrate, attaching a first surface of the substrate to the encapsulant so that the substrate is connected to the IC, attaching an electrical element to a second surface of the substrate, and electronically connecting the first surface of the substrate and the second surface of the substrate.Type: ApplicationFiled: December 6, 2001Publication date: June 27, 2002Inventors: Chunlin Liang, Larry Eugene Mosley, Xiao-Chun Mu
-
Publication number: 20020071258Abstract: A capacitor includes a controlled collapse chip connection system coupled by vias to a plurality of conductive layers embedded in a dielectric. The capacitor and a die can each be mounted on opposite surfaces of a substrate using a controlled collapse chip connection. The controlled collapse chip connection provides a large number of leads for coupling to the conductive layers of the capacitor. The large number of leads reduce the inductance in the connection. For a thin substrate, the length of the conductive material connecting the capacitor to the die is short, and the inductance and resistance of the conductive material is low. A system comprising two dies can be fabricated in a small volume using a plurality of substrates and a single controlled collapse chip connection compatible capacitor for decoupling the two dies.Type: ApplicationFiled: February 13, 2002Publication date: June 13, 2002Applicant: Intel CorporationInventor: Larry Eugene Mosley
-
Publication number: 20020067587Abstract: A capacitor includes a controlled collapse chip connection system coupled by vias to a plurality of conductive layers embedded in a dielectric. The capacitor and a die can each be mounted on opposite surfaces of a substrate using a controlled collapse chip connection. The controlled collapse chip connection provides a large number of leads for coupling to the conductive layers of the capacitor. The large number of leads reduce the inductance in the connection. For a thin substrate, the length of the conductive material connecting the capacitor to the die is short, and the inductance and resistance of the conductive material is low. A system comprising two dies can be fabricated in a small volume using a plurality of substrates and a single controlled collapse chip connection compatible capacitor for decoupling the two dies.Type: ApplicationFiled: December 28, 1999Publication date: June 6, 2002Inventor: LARRY EUGENE MOSLEY
-
Patent number: 6365962Abstract: According to an embodiment of the invention, an integrated circuit (IC) package is provided that includes a flexible circuit board that has a first surface and a second surface. An integrated circuit mounted to the first surface of the flexible circuit board is provided. An electrical element is attached to the second surface of the flexible circuit board. Also, an encapsulant is attached to the flexible circuit board and the integrated circuit. The flexible circuit board includes at least one layer of dielectric that is no greater than approximately 35 microns thick. In another embodiment, the integrated circuit and the electrical element may be interchanged. A method is provided including attaching an encapsulant to an IC, forming a substrate from at least one layer of dielectric, attaching at least one electrical contact to the substrate, and attaching the substrate to the encapsulant so that the substrate is connected to the IC.Type: GrantFiled: March 29, 2000Date of Patent: April 2, 2002Assignee: Intel CorporationInventors: Chunlin Liang, Larry Eugene Mosley, Xiao-Chun Mu