Patents by Inventor Larry Jay Thayer
Larry Jay Thayer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7599235Abstract: An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a first memory module and a second memory module, each comprising a plurality of memory devices; and a memory controller operably coupled to the first memory module and the second memory module, the memory controller operable to use an error correction code (ECC) word, comprising data and redundant data, to detect module-level errors in the first and second memory modules.Type: GrantFiled: November 2, 2007Date of Patent: October 6, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventor: Larry Jay Thayer
-
Patent number: 7307902Abstract: An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A module error correction engine is operable in association with a memory controller operably coupled to the plurality of memory modules, the module error correction engine operating to identify which one of the memory modules of a particular ECC domain is defective and thereby recover the defective memory module's data based on a redundant memory module associated with the particular ECC domain.Type: GrantFiled: August 30, 2005Date of Patent: December 11, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventor: Larry Jay Thayer
-
Patent number: 7227797Abstract: A hierarchical error correction system and method operable with a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A first error correction engine is provided for correcting device-level errors associated with a specific memory device and a second error correction engine for correcting errors at a memory module level, wherein the first and second error correction engines are operable in association with a memory controller operably coupled to the plurality of memory modules.Type: GrantFiled: August 30, 2005Date of Patent: June 5, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Larry Jay Thayer, Michael Kennard Tayler
-
Publication number: 20070050688Abstract: An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A module error correction engine is operable in association with a memory controller operably coupled to the plurality of memory modules, the module error correction engine operating to identify which one of the memory modules of a particular ECC domain is defective and thereby recover the defective memory module's data based on a redundant memory module associated with the particular ECC domain.Type: ApplicationFiled: August 30, 2005Publication date: March 1, 2007Inventor: Larry Jay Thayer
-
Patent number: 6943804Abstract: Systems and methods are provided for performing a BLT (BLock Transfer). In accordance with one embodiment, a method uses a texture-mapping subsystem to perform the BLT by configuring the texture-mapping subsystem with coordinate values corresponding to a block of pixels to be transferred. In accordance with another embodiment, an apparatus comprises logic for defining a texture map from a source segment of memory corresponding to a frame buffer, logic for configuring a texture-mapping subsystem with coordinate values corresponding to a first block of pixels on a display, logic for using a texture-mapping subsystem to apply the texture map defined by the configured coordinate values to a destination segment of memory corresponding to a second block of pixels on the graphic display, wherein the application of the texture map effects a BLT of the data from the first block of pixels to the second block of pixels.Type: GrantFiled: October 30, 2002Date of Patent: September 13, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Byron A. Alcorn, Ronald D. Larson, Larry Jay Thayer
-
Patent number: 6876224Abstract: A method of enhancing noise margin on digital signal lines of a system includes steps of evaluating impedances and lengths of the digital signal lines. Resonances of each digital signal line are determined, and target waveforms for each digital signal line optimized for noise margin are determined. A configuration is generated for a programmable device driver to configure the device driver to generate the waveform optimized for noise margin. An alternative embodiment selects waveforms, and corresponding configurations, from a group of possible waveforms at boot time to ensure that data is transferred with optimum noise margins. Also claimed is apparatus embodying bus drivers capable of driving a bus with a waveform approximating blended trapezoidal and sinusoidal edge shapes, this waveform being optimum for noise margin in certain systems having multidrop busses.Type: GrantFiled: November 5, 2002Date of Patent: April 5, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: David John Marshall, Philip L. Barnes, Larry Jay Thayer
-
Publication number: 20040085322Abstract: Systems and methods are provided for performing a BLT (BLock Transfer). In accordance with one embodiment, a method uses a texture-mapping subsystem to perform the BLT by configuring the texture-mapping subsystem with coordinate values corresponding to a block of pixels to be transferred. In accordance with another embodiment, an apparatus comprises logic for defining a texture map from a source segment of memory corresponding to a frame buffer, logic for configuring a texture-mapping subsystem with coordinate values corresponding to a first block of pixels on a display, logic for using a texture-mapping subsystem to apply the texture map defined by the configured coordinate values to a destination segment of memory corresponding to a second block of pixels on the graphic display, wherein the application of the texture map effects a BLT of the data from the first block of pixels to the second block of pixels.Type: ApplicationFiled: October 30, 2002Publication date: May 6, 2004Inventors: Byron A. Alcorn, Ronald D. Larson, Larry Jay Thayer
-
Publication number: 20040085088Abstract: A method of enhancing noise margin on digital signal lines of a system includes steps of evaluating impedances and lengths of the digital signal lines. Resonances of each digital signal line are determined, and target waveforms for each digital signal line optimized for noise margin are determined. A configuration is generated for a programmable device driver to configure the device driver to generate the waveform optimized for noise margin. An alternative embodiment selects waveforms, and corresponding configurations, from a group of possible waveforms at boot time to ensure that data is transferred with optimum noise margins. Also claimed is apparatus embodying bus drivers capable of driving a bus with a waveform approximating blended trapezoidal and sinusoidal edge shapes, this waveform being optimum for noise margin in certain systems having multidrop busses.Type: ApplicationFiled: November 5, 2002Publication date: May 6, 2004Inventors: David John Marshall, Philip L. Barnes, Larry Jay Thayer
-
Publication number: 20030226090Abstract: A system for preventing memory access errors utilizes a memory chip and logic. The memory chip has a plurality of memory locations. The logic is external to the memory chip and is configured to receive a signal indicative of whether a received memory address is associated with a detected parity error. The logic is further configured to enable the memory chip to access the memory locations based on the memory address if the signal indicates that the memory address is not associated with a detected parity error, and to disable the memory chip from accessing the memory locations based on the memory address if the signal indicates that the received address is associated with a detected parity error.Type: ApplicationFiled: May 28, 2002Publication date: December 4, 2003Inventor: Larry Jay Thayer