Patents by Inventor Larry Nesbit
Larry Nesbit has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6767781Abstract: A bitline contact and method of forming bitline contact for a vertical DRAM array using a bitline contact mask. In the method, gate conductor lines are formed. An oxide layer is deposited over the gate conductor lines, and a bitline contact mask is formed over portions of the oxide layer. The bitline contact mask is etched, and a silicon layer is deposited on the substrate. A bitline layer is deposited on the silicon layer. A masking and etching operation is performed on the bitline layer. A M0 metal is deposited over the silicon layer and on sides of non etched portions of the bitline (M0) layer to form left and right bitlines.Type: GrantFiled: September 23, 2003Date of Patent: July 27, 2004Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Larry A. Nesbit, Jonathan E. Faltermeier, Ramachandra Divakaruni, Wolfgang Bergner
-
Patent number: 6759332Abstract: A method (and structure) of forming an interconnect on a semiconductor substrate, includes forming a relatively narrow first structure in a dielectric formed on a semiconductor substrate, forming a relatively wider second structure in the dielectric formed on the semiconductor substrate, forming a liner in the first and second structures such that the first structure is substantially filled and the second structure is substantially unfilled, and forming a metallization over the liner to completely fill the second structure.Type: GrantFiled: January 31, 2001Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Larry A. Nesbit
-
Patent number: 6727539Abstract: A structure and process for fabricating embedded vertical DRAM cells includes fabricating vertical MOSFET DRAM cells with silicided polysilicon layers in the array regions, the landing pad and/or interconnect structures, the support source and drain regions and/or the gate stack. The process eliminates the need for a M0 metallization layer.Type: GrantFiled: May 16, 2002Date of Patent: April 27, 2004Assignee: International Business Machines CorporationInventors: Ramachandra Divakaruni, Ulrike Gruening, Jack A. Mandelman, Larry Nesbit, Carl Radens
-
Publication number: 20040058480Abstract: A bitline contact and method of forming bitline contact for a vertical DRAM array using a bitline contact mask. In the method, gate conductor lines are formed. An oxide layer is deposited over the gate conductor lines, and a bitline contact mask is formed over portions of the oxide layer. The bitline contact mask is etched, and a silicon layer is deposited on the substrate. A bitline layer is deposited on the silicon layer. A masking and etching operation is performed on the bitline layer. A M0 metal is deposited over the silicon layer and on sides of non etched portions of the bitline (M0) layer to form left and right bitlines.Type: ApplicationFiled: September 23, 2003Publication date: March 25, 2004Inventors: Larry A. Nesbit, Johnathan E. Faltermeier, Ramachandra Divakaruni, Wolfgang Bergner
-
Patent number: 6686668Abstract: A bitline contact and method of forming bitline contact for a vertical DRAM array using a bitline contact mask. In the method, gate conductor lines are formed. An oxide layer is deposited over the gate conductor lines, and a bitline contact mask is formed over portions of the oxide layer. The bitline contact mask is etched, and a silicon layer is deposited on the substrate. A bitline layer is deposited on the silicon layer. A masking and etching operation is performed on the bitline layer. A M0 metal is deposited over the silicon layer and on sides of non etched portions of the bitline (M0) layer to form left and right bitlines.Type: GrantFiled: January 17, 2001Date of Patent: February 3, 2004Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Larry A. Nesbit, Johnathan E. Faltermeier, Ramachandra Divakaruni, Wolfgang Bergner
-
Publication number: 20030186502Abstract: A method for processing a semiconductor memory device is disclosed, the memory device including an array area and a support area thereon. In an exemplary embodiment of the invention, the method includes removing, from the array area, an initial pad nitride material formed on the device. The initial pad nitride material in the support area, however, is still maintained. Active device areas are then formed within the array area, wherein the initial pad nitride maintained in the support area helps to protect the support area from wet etch processes implemented during the formation of active device areas within the array area.Type: ApplicationFiled: May 27, 2003Publication date: October 2, 2003Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, INFINEON TECHNOLOGIES NORTH AMERICA CORP.Inventors: Rajeev Malik, Larry Nesbit, Jochen Beintner, Rama Divakaruni
-
Patent number: 6620676Abstract: A method for processing a semiconductor memory device is disclosed, the memory device including an array area and a support area thereon. In an exemplary embodiment of the invention, the method includes removing, from the array area, an initial pad nitride material formed on the device. The initial pad nitride material in the support area, however, is still maintained. Active device areas are then formed within the array area, wherein the initial pad nitride maintained in the support area helps to protect the support area from wet etch processes implemented during the formation of active device areas within the array area.Type: GrantFiled: June 29, 2001Date of Patent: September 16, 2003Assignee: International Business Machines CorporationInventors: Rajeev Malik, Larry Nesbit, Jochen Beintner, Rama Divakaruni
-
Patent number: 6573137Abstract: A method for clearing an isolation collar from a first interior surface of a deep trench at a location above a storage capacitor while leaving the isolation collar at other surfaces of the deep trench. A barrier material is deposited above a node conductor of the storage capacitor. A layer of silicon is deposited over the barrier material. Dopant ions are implanted at an angle into the layer of deposited silicon within the deep trench, thereby leaving the deposited silicon unimplanted along one side of the deep trench. The unimplanted silicon is etched. The isolation collar is removed in locations previously covered by the unimplanted silicon, leaving the isolation collar in locations covered by the implanted silicon.Type: GrantFiled: June 23, 2000Date of Patent: June 3, 2003Assignee: International Business Machines CorporationInventors: Ramachandra Divakaruni, Jack A. Mandelman, Wolfgang Bergner, Gary B. Bronner, Ulrike Gruening, Stephan Kudelka, Alexander Michaelis, Larry Nesbit, Carl J. Radens, Till Schloesser, Helmut Tews
-
Patent number: 6541810Abstract: The vertical MOSFET structure used in forming dynamic random access memory comprises a gate stack structure comprising one or more silicon nitride spacers; a vertical gate polysilicon region disposed in an array trench, wherein the vertical gate polysilicon region comprises one or more silicon nitride spacers; a bitline diffusion region; a shallow trench isolation region bordering the array trench; and wherein the gate stack structure is disposed on the vertical gate polysilicon region such that the silicon nitride spacers of the gate stack structure and vertical gate polysilicon region form a borderless contact with both the bitline diffusion region and shallow trench isolation region. The vertical gate polysilicon is isolated from both the bitline diffusion and shallow trench isolation region by the nitride spacer, which provides reduced bitline capacitance and reduced incidence of bitline diffusion to vertical gate shorts.Type: GrantFiled: June 29, 2001Date of Patent: April 1, 2003Assignee: International Business Machines CorporationInventors: Ramachandra Divakaruni, Prakash Dev, Rajeev Malik, Larry Nesbit
-
Patent number: 6509624Abstract: A structure and process for semiconductor fuses and antifuses in vertical DRAMS provides fuses and antifuses in trench openings formed within a semiconductor substrate. Vertical transistors may be formed in other of the trench openings formed within the semiconductor substrate. The fuse is formed including a semiconductor plug formed within an upper portion of the trench opening and includes conductive leads contacting the semiconductor plug. The antifuse is formed including a semiconductor plug formed within an upper portion of the trench opening and includes conductive leads formed over the semiconductor plug, at least one conductive lead isolated from the semiconductor plug by an antifuse dielectric. Each of the fuse and antifuse are fabricated using a sequence of process operations also used to simultaneously fabricate vertical transistors according to vertical DRAM technology.Type: GrantFiled: September 29, 2000Date of Patent: January 21, 2003Assignees: International Business Machines Corporation, Infineon Technologies AGInventors: Carl J. Radens, Wolfgang Bergner, Rama Divakaruni, Larry Nesbit
-
Publication number: 20030003651Abstract: A structure and process for fabricating embedded vertical DRAM cells includes fabricating vertical MOSFET DRAM cells with silicided polysilicon layers in the array regions, the landing pad and/or interconnect structures, the support source and drain regions and/or the gate stack. The process eliminates the need for a M0 metallization layer.Type: ApplicationFiled: May 16, 2002Publication date: January 2, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ramachandra Divakaruni, Ulrike Gruening, Jack A. Mandelman, Larry Nesbit, Carl Radens
-
Publication number: 20030001200Abstract: The vertical MOSFET structure used in forming dynamic random access memory comprises a gate stack structure comprising one or more silicon nitride spacers; a vertical gate polysilicon region disposed in an array trench, wherein the vertical gate polysilicon region comprises one or more silicon nitride spacers; a bitline diffusion region; a shallow trench isolation region bordering the array trench; and wherein the gate stack structure is disposed on the vertical gate polysilicon region such that the silicon nitride spacers of the gate stack structure and vertical gate polysilicon region form a borderless contact with both the bitline diffusion region and shallow trench isolation region. The vertical gate polysilicon is isolated from both the bitline diffusion and shallow trench isolation region by the nitride spacer, which provides reduced bitline capacitance and reduced incidence of bitline diffusion to vertical gate shorts.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Applicant: International Business Machines CorporationInventors: Ramachandra Divakaruni, Prakash C. Dev, Rajeev Malik, Larry Nesbit
-
Publication number: 20030003653Abstract: A method for processing a semiconductor memory device is disclosed, the memory device including an array area and a support area thereon. In an exemplary embodiment of the invention, the method includes removing, from the array area, an initial pad nitride material formed on the device. The initial pad nitride material in the support area, however, is still maintained. Active device areas are then formed within the array area, wherein the initial pad nitride maintained in the support area helps to protect the support area from wet etch processes implemented during the formation of active device areas within the array area.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Rajeev Malik, Larry Nesbit, Jochen Beintner, Rama Divakaruni
-
Patent number: 6429068Abstract: A structure and process for fabricating embedded vertical DRAM cells includes fabricating vertical MOSFET DRAM cells with silicided polysilicon layers in the array regions, the landing pad and/or interconnect structures, the support source and drain regions and/or the gate stack. The process eliminates the need for a M0 metallization layer.Type: GrantFiled: July 2, 2001Date of Patent: August 6, 2002Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Ramachandra Divakaruni, Ulrike Gruening, Jack A. Mandelman, Larry Nesbit, Carl Radens
-
Publication number: 20020100983Abstract: A method (and structure) of forming an interconnect on a semiconductor substrate, includes forming a relatively narrow first structure in a dielectric formed on a semiconductor substrate, forming a relatively wider second structure in the dielectric formed on the semiconductor substrate, forming a liner in the first and second structures such that the first structure is substantially filled and the second structure is substantially unfilled, and forming a metallization over the liner to completely fill the second structure.Type: ApplicationFiled: January 31, 2001Publication date: August 1, 2002Inventors: Lawrence A. Clevenger, Larry A. Nesbit
-
Publication number: 20020093112Abstract: A bitline contact and method of forming bitline contact for a vertical DRAM array using a bitline contact mask. In the method, gate conductor lines are formed. An oxide layer is deposited over the gate conductor lines, and a bitline contact mask is formed over portions of the oxide layer. The bitline contact mask is etched, and a silicon layer is deposited on the substrate. A bitline layer is deposited on the silicon layer. A masking and etching operation is performed on the bitline layer. A M0 metal is deposited over the silicon layer and on sides of non etched portions of the bitline (M0) layer to form left and right bitlines.Type: ApplicationFiled: January 17, 2001Publication date: July 18, 2002Applicant: International Business Machines CorporationInventors: Larry A. Nesbit, Johnathan E. Faltermeier, Ramachandra Divakaruni, Wolfgang Bergner
-
Patent number: 6309924Abstract: A method of forming relatively thin uniform insulating collar in the storage trench of a storage trench DRAM cell. A DRAM trench is first formed in a silicon substrate. Then, a nitride liner is deposited on the silicon trench walls. The nitride liner may be deposited directly on the silicon walls or on an underlying oxide layer. A layer of amorphous silicon is then deposited over the nitride liner. A silicon nitride layer is deposited on the oxidized surface of the amorphous silicon. A resist is formed in the lower portion of the trench, and the exposed silicon nitride layer on top of the amorphous silicon is removed, leaving the upper portion of the amorphous silicon layer exposed. The upper portion of the layer of amorphous silicon is then oxidized so as to form a relatively thin, uniform collar along the entire circumference of the trench.Type: GrantFiled: June 2, 2000Date of Patent: October 30, 2001Assignee: International Business Machines CorporationInventors: Ramachandra Divakaruni, Jack Allan Mandelman, Irene Lennox McStay, Larry A. Nesbit, Carl John Radens, Helmut Horst Tews
-
Patent number: 6184107Abstract: A semiconductor device including a substrate. At least one pair of deep trenches is arranged in the substrate. A collar lines at least a portion of a wall of each deep trench. A deep trench fill fills each deep trench. A buried strap extends completely across each deep trench over each deep trench fill and each collar. An isolation region is arranged between the deep trenches. A dielectric region overlies each buried strap in each deep trench.Type: GrantFiled: March 17, 1999Date of Patent: February 6, 2001Assignees: International Business Machines Corp., Siemens MicroelectronicsInventors: Rama Divakaruni, Ulrike Gruening, Byeong Y. Kim, Jack A. Mandelman, Larry Nesbit, Carl J. Radens
-
Patent number: 5923991Abstract: A number of methods to prevent divot formation, and the resulting enhanced electric field associated therewith, are disclosed. In a first embodiment of the present invention, spacers having a low etch rate in hydrofluoric acid solution, and that can be etched selectively to silicon dioxide are used to protect the silicon nitride liner from forming the divot. In a second embodiment of the present invention, a silicon dioxide spacer is used prior to the etching of the trenches, to allow the formation of the divots above the level of the silicon wafer, where they are not problematic. In a third embodiment of the present invention, a multi layer polish stop is used to prevent the formation of the divot.Type: GrantFiled: November 5, 1996Date of Patent: July 13, 1999Assignee: International Business Machines CorporationInventors: Gary Bela Bronner, Jeffrey Peter Gambino, Larry A. Nesbit
-
Patent number: 5573633Abstract: A method of forming interlevel studs of at least two different materials in an insulating layer on a semiconductor wafer. After forming an insulating layer of BPSG on a Front End of the Line (FEOL) structure, the BPSG layer is chem-mech polished. Vias are formed through the BPSG layer in array areas. A thin doped poly layer is deposited on the surface of the BPSG layer. The structure is annealed and vias are formed in support areas. Dopants are implanted into support areas through the vias. After annealing to diffuse implanted dopant, a metal layer is formed on the poly layer. Then, the structure is chem-mech polished back to the poly layer. A final chem-mech polish step removes the poly layer, leaving metal studs in the support areas and poly-lined metal cored studs in the array areas.Type: GrantFiled: November 14, 1995Date of Patent: November 12, 1996Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Mark A. Jaso, Larry A. Nesbit