Abstract: A high-speed sample and hold phase detector for clock and data recovery systems is provided with a differentiating circuit coupled to a source of coded input data signals to provide bi-level differentiated output sampling pulses which are applied to a high-speed transformer. The output of the high-speed transformer is coupled to a high-speed fullwave diode bridge rectifying circuit whose output provides the error signal for the clock and data recovery circuit. The transformer is provided with a secondary winding having a center tap connected to a bi-level clock having clock signals whose rate is at twice the data rate. The D.C. error signal voltage amplitude is proportional to the phase difference between the clock signal connected to the center tap of the secondary winding of the transformer and the differentiated sampling pulses. The sampling pulses are employed to sample the clock signal which provides higher stability and enhances noise reduction.