Abstract: A method and system of verifying proper execution of a secure mode entry sequence. At least some of the exemplary embodiments may be a method comprising delivering an instruction from a memory to a processor across an instruction bus (the instruction at least partially configures the processor for secure mode of operation different that privilege modes of the processor), verifying delivery of the instruction across the instruction bus, and checking for proper execution of the instruction using a trace port of the processor.

Abstract: A method and system of verifying proper execution of a secure mode entry sequence. At least some of the exemplary embodiments may be a method comprising delivering an instruction from a memory to a processor across an instruction bus (the instruction at least partially configures the processor for secure mode of operation different that privilege modes of the processor), verifying delivery of the instruction across the instruction bus, and checking for proper execution of the instruction using a trace port of the processor.

Abstract: The present invention relates to a nucleic acid aptamer that binds specifically to human matrix metalloproteinase 9 (h MMP-9) and its use for imaging h MMP-9 in a subject in need thereof.

Abstract: A method and system of verifying proper execution of a secure mode entry sequence. At least some of the exemplary embodiments may be a method comprising delivering an instruction from a memory to a processor across an instruction bus (the instruction at least partially configures the processor for secure mode of operation different that privilege modes of the processor), verifying delivery of the instruction across the instruction bus, and checking for proper execution of the instruction using a trace port of the processor.

Abstract: A computing system comprising a processor having a first and second bus (the processor on a first semiconductor die mounted within a semiconductor package), a monitoring device coupled to both the first and second bus of the processor (the monitoring device on the first semiconductor die mounted within the semiconductor package), a memory coupled to the processor via the first bus (coupled to the monitoring device via a security signal, the memory on a second semiconductor die mounted within the semiconductor package), and a user interface external of the semiconductor package (the user interface coupled to the processor via the second data and instruction bus). The monitoring device checks one or both of the first and second busses to determine whether a secure mode entry sequence is delivered to the processor. The first bus and the security signal are only coupled to and accessible by devices within the semiconductor package.

Abstract: A method and system of verifying proper execution of a secure mode entry sequence. At least some of the exemplary embodiments may be a method comprising delivering an instruction from a memory to a processor across an instruction bus (the instruction at least partially configures the processor for secure mode of operation different that privilege modes of the processor), verifying delivery of the instruction across the instruction bus, and checking for proper execution of the instruction using a trace port of the processor.

Abstract: A system is provided that includes a processor and a system memory coupled to the processor, the system memory stores at least one application for execution by the processor. The system also includes logic coupled to the processor, the logic providing a secure time reference. The processor selectively accesses the secure time reference to generate a virtual time reference for the at least one application.

Abstract: A system is provided that includes a processor and a system memory coupled to the processor, the system memory stores at least one application for execution by the processor. The system also includes logic coupled to the processor, the logic providing a secure time reference. The processor selectively accesses the secure time reference to generate a virtual time reference for the at least one application.

Abstract: A system and method of identifying and preventing security violations within a computing system. Some exemplary embodiments may be a method comprising monitoring activity on a core bus coupled to a processor core (the processor core operating in a computing system), identifying activity on the core bus as a security violation, and preventing execution of an instruction within the processor core in response to the security violation.

Abstract: The invention relates to novel aldolase-inhibiting compounds that can be advantageously used as medicaments (in therapeutic doses), especially for treating certain cancers, due to the inhibition efficacy thereof. An inventive compound corresponds to general formula (I) wherein the aldehyde group (—CHO) and the phenol group (—OH) are linked to two carbon atoms adjacent to the same aromatic chain, i.e., the first aromatic chain, and R is a phosphate group or a phosphate group mimetic linked to a carbon atom of the second aromatic chain.

Abstract: The invention relates to novel aldolase-inhibiting compounds that can be advantageously used as medicaments (in therapeutic doses), especially for treating certain cancers, due to the inhibition efficacy thereof. An inventive compound corresponds to general formula (I) wherein the aldehyde group (—CHO) and the phenol group (—OH) are linked to two carbon atoms adjacent to the same aromatic chain, i.e., the first aromatic chain, and R is a phosphate group or a phosphate group mimetic linked to a carbon atom of the second aromatic chain.

Abstract: A system is provided that includes a processor and a system memory coupled to the processor, the system memory stores at least one application for execution by the processor. The system also includes logic coupled to the processor, the logic providing a secure time reference. The processor selectively accesses the secure time reference to generate a virtual time reference for the at least one application.

Abstract: A system and method for detecting a security violation using an error correction code. Some illustrative embodiments may be a method used in a computing system comprising reading a codeword comprising data and an error correction code (ECC) (the ECC associated with the data), deriving an error location polynomial (ELP) from the codeword, determining a total number of codeword errors from the ELP, and preventing access to the data within the codeword if the total number of codeword errors exceeds a maximum number of correctable errors.

Abstract: The invention relates to novel aldolase-inhibiting compounds that can be advantageously used as medicaments (in therapeutic doses), especially for treating certain cancers, due to the inhibition efficacy thereof. An inventive compound corresponds to general formula (I) wherein the aldehyde group (—CHO) and the phenol group (—OH) are linked to two carbon atoms adjacent to the same aromatic chain, i.e., the first aromatic chain, and R is a phosphate group or a phosphate group mimetic linked to a carbon atom of the second aromatic chain.