Patents by Inventor Laurent Souef
Laurent Souef has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7870452Abstract: A method of testing an integrated circuit, comprises providing a test vector to a shift register arrangement by providing test vector bits in series into the shift register arrangement (20) timed with a first, scan, clock signal (42). The test vector bits are passed between adjacent portions of the shift register arrangement timed with the first clock signal (42) and an output response of the integrated circuit to the test vector is provided and analyzed. The output response of the integrated circuit to the test vector is provided under the control of a second clock signal (56) which is slower than the first clock signal. This testing method speeds up the process by increasing the speed of shifting test vectors and results into and out of the shift register, but without comprising the stability of the testing process. Furthermore, the method can be implemented without requiring additional complexity of the testing circuitry to be integrated onto the circuit substrate.Type: GrantFiled: September 7, 2006Date of Patent: January 11, 2011Assignee: NXP B.V.Inventors: Laurent Souef, Didier Gayraud
-
Publication number: 20100182033Abstract: An integrated circuit (100) is disclosed comprising a plurality of circuit portions (130), each of the circuit portions having an internal supply rail (170) coupled to a global supply rail (160) via a cluster (140) of switches (152; 154) coupled in parallel between the internal supply rail (170) and the global supply rail (160). Each cluster (140) of switches (152; 154) has a first switch (152) having a first size and a second switch (154) having a second size, a fault-free first switch (152) having a higher resistance than a fault-free second switch (154). The IC (100) further comprises a test arrangement for testing the respective clusters (140) of switches (152; 154) in a test mode. The test arrangement comprises a test control input; a test output coupled to the respective internal supply rails (170) and control means (110, 114, 116) coupled to the test control input for enabling a selected cluster (140) of switches (152; 154) in the test mode.Type: ApplicationFiled: June 9, 2008Publication date: July 22, 2010Applicant: NXP B.V.Inventors: Laurent Souef, Emmanuel Alie
-
Patent number: 7688103Abstract: The invention relates to a testable integrated circuit. In order to replace ground and VDD in certain points of such a circuit, the circuit comprises a cell (34) which comprises a flipflop (11) and means (31) able to set the output voltage of the cell when the circuit is in the operation mode. These means for setting the output voltage are controlled by a control signal (15) which depends on the mode signal that indicates whether the signal is in the test mode or in the operation mode.Type: GrantFiled: October 31, 2008Date of Patent: March 30, 2010Assignee: NXP B.V.Inventors: Patrick Da Silva, Laurent Souef
-
Publication number: 20090051385Abstract: The invention relates to a testable integrated circuit. In order to replace ground and VDD in certain points of such a circuit, the circuit comprises a cell (34) which comprises a flipflop (11) and means (31) able to set the output voltage of the cell when the circuit is in the operation mode. These means for setting the output voltage are controlled by a control signal (15) which depends on the mode signal that indicates whether the signal is in the test mode or in the operation mode.Type: ApplicationFiled: October 31, 2008Publication date: February 26, 2009Applicant: NXP, B.V.Inventors: Patrick Da Silva, Laurent Souef
-
Patent number: 7459928Abstract: The invention relates to a testable integrated circuit. In order to replace ground and VDD in certain points of such a circuit, the circuit comprises a cell (34) which comprises a flipflop (11) and means (31) able to set the output voltage of the cell when the circuit is in the operation mode. These means for setting the output voltage are controlled by a control signal (15) which depends on the mode signal that indicates whether the signal is in the test mode or in the operation mode.Type: GrantFiled: May 15, 2003Date of Patent: December 2, 2008Assignee: NXP B.V.Inventors: Patrick Da Silva, Laurent Souef
-
Publication number: 20080250288Abstract: A method of testing an integrated circuit, comprises providing a test vector to a shift register arrangement by providing test vector bits in series into the shift register arrangement (20) timed with a first, scan, clock signal (42). The test vector bits are passed between adjacent portions of the shift register arrangement timed with the first clock signal (42) and an output response of the integrated circuit to the test vector is provided and analyzed. The output response of the integrated circuit to the test vector is provided under the control of a second clock signal (56) which is slower than the first clock signal. This testing method speeds up the process by increasing the speed of shifting test vectors and results into and out of the shift register, but without comprising the stability of the testing process. Furthermore, the method can be implemented without requiring additional complexity of the testing circuitry to be integrated onto the circuit substrate.Type: ApplicationFiled: September 7, 2006Publication date: October 9, 2008Applicant: NXP B.V.Inventors: Laurent Souef, Didier Gayraud
-
Patent number: 6970815Abstract: A method of discriminating between different types of simulated scan failures includes simulating a scan enable signal to a circuit represented by a netlist corresponding to a scan chain coupled to combinatorial logic being tested, simulating initiation of a data capture cycle in the netlist corresponding to the scan chain, the data capture cycle simulating a series of scan flops from the scan chain being simulated together with the combinatorial logic and simulating scanning data out from each flop in the scan chain and into a test program. The test program extracts the simulated scan flops and graphically displays the simulated scan flops versus time.Type: GrantFiled: November 18, 1999Date of Patent: November 29, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Jerome Bombal, Laurent Souef
-
Publication number: 20050180196Abstract: The invention relates to a testable integrated circuit. In order to replace ground and VDD in certain points of such a circuit, the circuit comprises a cell (34) which comprises a flipflop (11) and means (31) able to set the output voltage of the cell when the circuit is in the operation mode. These means for setting the output voltage are controlled by a control signal (15) which depends on the mode signal that indicates whether the signal is in the test mode or in the operation mode.Type: ApplicationFiled: May 15, 2003Publication date: August 18, 2005Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Patrick Da Silva, Laurent Souef
-
Patent number: 6671870Abstract: A computer implemented circuit synthesis system includes a memory, an automatic test pattern generation (ATPG) algorithm, and processing circuitry. The memory is configured to provide a database, and is operative to store a netlist including nets of an integrated circuit under design. The automatic test pattern generation (ATPG) algorithm is operative to design and test an integrated circuit design.Type: GrantFiled: September 10, 2001Date of Patent: December 30, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Laurent Souef, Jerome Bombal, Bernard Ginetti
-
Publication number: 20030128022Abstract: The present invention relates to an integrated circuit test method, said method using at least one test vector comprising serialized input (SHIFT_IN) and output values.Type: ApplicationFiled: December 20, 2002Publication date: July 10, 2003Inventors: Laurent Souef, Emmanuel Solari, Soenke Rogge, Rainer Kytzia, Michael Wittke
-
Publication number: 20020145458Abstract: In an integrated circuit incorporating a series of sequential cells (SEQ(1)-SEQ(7)) implementing a shift function, clock skew problems are avoided by interconnecting the cells in order starting with the cell (SEQ(3)) having greatest clock latency and ending with the cell (SEQ(7)) having smallest clock latency.Type: ApplicationFiled: March 1, 2002Publication date: October 10, 2002Inventors: Frederic Natali, Laurent Souef
-
Publication number: 20020032898Abstract: A computer implemented circuit synthesis system includes a memory, an automatic test pattern generation (ATPG) algorithm, and processing circuitry. The memory is configured to provide a database, and is operative to store a netlist including nets of an integrated circuit under design. The automatic test pattern generation (ATPG) algorithm is operative to design and test an integrated circuit design.Type: ApplicationFiled: September 10, 2001Publication date: March 14, 2002Inventors: Laurent Souef, Jerome Bombal, Bernard Ginetti
-
Patent number: 6311318Abstract: A computer implemented circuit synthesis system includes a memory, an automatic test pattern generation (ATPG) algorithm, and processing circuitry. The memory is configured to provide a database, and is operative to store a netlist including nets of an integrated circuit under design. The automatic test pattern generation (ATPG) algorithm is operative to design and test an integrated circuit design.Type: GrantFiled: July 13, 1999Date of Patent: October 30, 2001Assignee: VLSI Technology, Inc.Inventors: Laurent Souef, Jerome Bombal, Bernard Ginetti
-
Patent number: 6141782Abstract: The present invention, generally speaking, provides an integrated circuit testing technique in which hardware accessibility of selected components is exploited in order to avoid scan insertion overhead but achieve as good or better fault coverage than if scan insertion had been used. The term "pseudo-scan" is used to refer to the use of read and write instructions to achieve the equivalent effect as scan insertion without the addition of scan flops. Existing ATPG tools may be used without modification by performing scan insertion on a "dummy" circuit and performing ATPG on the scan-augmented dummy circuit. The resulting ATPG vectors are then modified to perform pseudo scan of selected components of the original circuit.Type: GrantFiled: March 31, 1998Date of Patent: October 31, 2000Assignee: VLSI Technology, Inc.Inventors: Jerome Bombal, Laurent Souef
-
Patent number: 5960052Abstract: A low power scannable asynchronous counter which is fully testable and which consumes low power in a functional mode consists of counter cells cascaded through NOR gate circuits to which clock signals are applied for each of the stages or cells. Each of the stages or cells comprises a flip-flop and a multiplexer which together operate as a toggle flip-flop only when all of the previous flip-flops are set. The result is that the flip-flop clock is forced high preventing any transition of the flip-flop internal clock tree for all stages or cells where the output is low. Thus, no power consumption of such stages takes place during functional operation. In the scan test mode, the counter operates as a shift register and it is fully testable.Type: GrantFiled: April 17, 1998Date of Patent: September 28, 1999Assignee: VLSI Technology, Inc.Inventors: Jerome Bombal, Laurent Souef
-
Patent number: 5783874Abstract: A key handling circuit for a switching matrix having row and column conductors includes bidirectional drives for the row conductors and the column conductors. The row drive and the column drive are in a low conductive condition except when a relevant key switch is activated. The row drive provides a current input for the column drive in one phase of operation and the column drive provides a current input for a row drive in a second phase of operation.Type: GrantFiled: May 6, 1996Date of Patent: July 21, 1998Assignee: VLSI Technology, Inc.Inventors: Philippe Gaglione, Laurent Souef, John Whittle