Patents by Inventor Lav Ivanovic
Lav Ivanovic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9177251Abstract: Disclosed is a method and apparatus for matching regular expressions. A buffer of symbols giving a number of the last occurrence positions of each symbol is maintained. When two constants match on either side of a regular expression operator, the buffer of symbols is queried to determine if a member of the complement of the regular expression operator occurred between the two constants. If so, then the operator was not satisfied. If not, then the operator was satisfied.Type: GrantFiled: January 16, 2014Date of Patent: November 3, 2015Assignee: Intel CorporationInventors: Alexander Podkolzin, Lav Ivanovic, Anatoli Bolotov, Mikhail Grinchuk, Sergey Afonin
-
Patent number: 8831221Abstract: In described embodiments, a unified Crypto Functional Unit (CFU) block architecture provides a capability for advanced communication processors to provide parallel and concurrent processing of multiple crypto operations/transactions within high-speed hardware to support different security standards (e.g. from IPsec, 3GPP). In particular, each CFU block of the unified CFU block architecture comprises a FIFO-based interface, switch, and wrapped cipher/hasher. The unified CFU block architecture allows for drop-in solutions for cipher blocks in ASIC designs with crypto function blocks.Type: GrantFiled: September 28, 2010Date of Patent: September 9, 2014Assignee: LSI CorporationInventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Lav Ivanovic, Igor Kucherenko, Alexei Galatenko
-
Publication number: 20140136465Abstract: Disclosed is a method and apparatus for matching regular expressions. A buffer of symbols giving a number of the last occurrence positions of each symbol is maintained. When two constants match on either side of a regular expression operator, the buffer of symbols is queried to determine if a member of the complement of the regular expression operator occurred between the two constants. If so, then the operator was not satisfied. If not, then the operator was satisfied.Type: ApplicationFiled: January 16, 2014Publication date: May 15, 2014Applicant: LSI CORPORATIONInventors: Alexander Podkolzin, Lav Ivanovic, Anatoli Bolotov, Mikhail Grinchuk, Sergey Afonin
-
Patent number: 8683291Abstract: Described embodiments provide for a frame check sequence (FCS) module with a cyclic redundancy check (CRC) unit that receives a data block (padded, if necessary, to a maximum width) and a first state vector and computes an internal vector based on an extended CRC transition matrix. The FCS module further includes a set of matrix units, each matrix unit configured to multiply the internal vector by a corresponding correction matrix wherein the multiplications result in a set of products. A multiplexer selects, by a control signal determined by a maximum number of bytes and the original width, a second state vector from the set of products.Type: GrantFiled: June 16, 2011Date of Patent: March 25, 2014Assignee: LSI CorporationInventors: Mikhail I. Grinchuk, Anatoli A. Bolotov, Lav Ivanovic
-
Patent number: 8654969Abstract: Disclosed is a cipher independent cryptographic hardware service. Cipher independent transactions are received into input slots (202). The input slots contain FIFOs to hold the transactions. The transactions are converted from cipher independent form to cipher dependent form (206) and timing as they are removed from the FIFOs. After cryptographic processing by cipher specific hardware, the results are sent to output FIFOs (212). Multiple FIFOs and cryptographic hardware may be used so that multiple cryptographic functions may be performed in parallel and simultaneously.Type: GrantFiled: April 10, 2009Date of Patent: February 18, 2014Assignee: LSI CorporationInventors: Anatoli Bolotov, Mikhail Grinchuk, Lav Ivanovic, Christine E. Severns-Williams
-
Patent number: 8650146Abstract: Disclosed is a method and apparatus for matching regular expressions. A buffer of symbols giving a number of the last occurrence positions of each symbol is maintained. When two constants match on either side of a regular expression operator, the buffer of symbols is queried to determine if a member of the complement of the regular expression operator occurred between the two constants. If so, then the operator was not satisfied. If not, then the operator was satisfied.Type: GrantFiled: June 24, 2010Date of Patent: February 11, 2014Assignee: LSI CorporationInventors: Alexander Podkolzin, Lav Ivanovic, Anatoli Bolotov, Mikhail Grinchuk, Sergey Afonin
-
Publication number: 20120324319Abstract: Described embodiments provide for a frame check sequence (FCS) module with a cyclic redundancy check (CRC) unit that receives a data block (padded, if necessary, to a maximum width) and a first state vector and computes an internal vector based on an extended CRC transition matrix. The FCS module further includes a set of matrix units, each matrix unit configured to multiply the internal vector by a corresponding correction matrix wherein the multiplications result in a set of products. A multiplexer selects, by a control signal determined by a maximum number of bytes and the original width, a second state vector from the set of products.Type: ApplicationFiled: June 16, 2011Publication date: December 20, 2012Inventors: Mikhail I. Grinchuk, Anatoli A. Bolotov, Lav Ivanovic
-
Patent number: 8302083Abstract: An architecture includes a controller. The controller is configured to receive a microprogram. The microprogram is configured for performing at least one of hierarchical or a sequence of polynomial computations. The architecture also includes an arithmetic logic unit (ALU) communicably coupled to the controller. The ALU is controlled by the controller. Additionally, the microprogram is compiled prior to execution by the controller, the microprogram is compiled into a plurality of binary tables, and the microprogram is programmed in a command language in which each command includes a first portion for indicating at least one of a command or data transferred to the ALU, and a second portion for including a control command to the controller. The architecture and implementation of the programmable controller may be for cryptographic applications, including those related to public key cryptography.Type: GrantFiled: January 23, 2009Date of Patent: October 30, 2012Assignee: LSI CorporationInventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Lav Ivanovic, Alexei Galatenko
-
Publication number: 20120121079Abstract: Disclosed is a cipher independent cryptographic hardware service. Cipher independent transactions are received into input slots (202). The input slots contain FIFOs to hold the transactions. The transactions are converted from cipher independent form to cipher dependent form (206) and timing as they are removed from the FIFOs. After cryptographic processing by cipher specific hardware, the results are sent to output FIFOs (212). Multiple FIFOs and cryptographic hardware may be used so that multiple cryptographic functions may be performed in parallel and simultaneously.Type: ApplicationFiled: April 10, 2009Publication date: May 17, 2012Inventors: Anatoli Bolotov, Mikhail Grinchuk, Lav Ivanovic, Christine E. Severns-Williams
-
Publication number: 20120076298Abstract: In described embodiments, a unified Crypto Functional Unit (CFU) block architecture provides a capability for advanced communication processors to provide parallel and concurrent processing of multiple crypto operations/transactions within high-speed hardware to support different security standards (e.g. from IPsec, 3GPP). In particular, each CFU block of the unified CFU block architecture comprises a FIFO-based interface, switch, and wrapped cipher/hasher. The unified CFU block architecture allows for drop-in solutions for cipher blocks in ASIC designs with crypto function blocks.Type: ApplicationFiled: September 28, 2010Publication date: March 29, 2012Inventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Lav Ivanovic, Igor Kucherenko, Alexei Galatenko
-
Publication number: 20110320397Abstract: Disclosed is a method and apparatus for matching regular expressions. A buffer of symbols giving a number of the last occurrence positions of each symbol is maintained. When two constants match on either side of a regular expression operator, the buffer of symbols is queried to determine if a member of the complement of the regular expression operator occurred between the two constants. If so, then the operator was not satisfied. If not, then the operator was satisfied.Type: ApplicationFiled: June 24, 2010Publication date: December 29, 2011Inventors: Alexander Podkolzin, Lav Ivanovic, Anatoli Bolotov, Mikhail Grinchuk, Sergey Afonin
-
Publication number: 20100191935Abstract: An architecture includes a controller. The controller is configured to receive a microprogram. The microprogram is configured for performing at least one of hierarchical or a sequence of polynomial computations. The architecture also includes an arithmetic logic unit (ALU) communicably coupled to the controller. The ALU is controlled by the controller. Additionally, the microprogram is compiled prior to execution by the controller, the microprogram is compiled into a plurality of binary tables, and the microprogram is programmed in a command language in which each command includes a first portion for indicating at least one of a command or data transferred to the ALU, and a second portion for including a control command to the controller. The architecture and implementation of the programmable controller may be for cryptographic applications, including those related to public key cryptography.Type: ApplicationFiled: January 23, 2009Publication date: July 29, 2010Inventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Lav Ivanovic, Alexei Galatenko
-
Patent number: 7634389Abstract: A method for obtaining an optimal reflectivity value for complex multilayer stacks is disclosed. Aspects of the present invention include generating a model of a multilayer stack and parameterizing each layer by a thickness and an index of refraction; allowing a user to input values for the parameters; calculating an extrema for a cost function of reflectivity R using the input parameter values; calculating sensitivity values S for the extrema points; and obtaining an optimal value by calculating a cost function R+S.Type: GrantFiled: November 21, 2003Date of Patent: December 15, 2009Assignee: LSI CorporationInventors: Lav Ivanovic, Nicholas Eib, Xudong Xu
-
Patent number: 7171047Abstract: A computer-implemented method is disclosed for recognizing edges in a digital image having a plurality of pixels with gray-scale values defining features. The method includes recognizing edges of the features by cearting a new image in which pixels in the new image corresponding to pixels in the gray-scale image that have a brightness value meeting a predetermined threshold are assigned a first binary value to represent edge regions, while remaining pixels in the new image are assigned a second value to represent both background and internal areas of the features. Area recognition is then performed to distinguish internal feature areas from background areas. The method further includes detecting edge lines from the edge regions that separate features from background and internal feature areas.Type: GrantFiled: December 20, 2002Date of Patent: January 30, 2007Assignee: LSI Logic CorporationInventors: Mikhail Grinchuk, Lav Ivanovic, Paul Filseth
-
Patent number: 7093228Abstract: A method and system for performing optical proximity correction (OPC) on an integrated circuit (IC) chip design is disclosed. The system and method of the present invention includes dividing the IC chip into a plurality of local task regions, identifying congruent local task regions, classifying congruent local task regions into corresponding groups, and performing OPC for each group of congruent local task regions. By identifying and grouping congruent local task regions in the IC chip, according to the method and system disclosed herein, only one OPC procedure (e.g., evaluation and correction) needs to be performed per group of congruent local task regions. The amount of data to be evaluated and the number of corrections performed is greatly reduced because OPC is not performed on repetitive portions of the IC chip design, thereby resulting in significant savings in computing resources and time.Type: GrantFiled: December 20, 2002Date of Patent: August 15, 2006Assignee: LSI Logic CorporationInventors: Alexandre Andreev, Ivan Pavisic, Lav Ivanovic
-
Publication number: 20050196681Abstract: A method and system of optimizing the illumination of a mask in a photolithography process. A specific, preferred method includes the steps of: loading minimum design rules of a layout, loading exposure latitude constraints, loading mask error constraints, loading initial illumination conditions, simulating current illumination conditions, obtaining dose-to-print threshold from the minimum design rules (i.e., lines-and-space feature), applying OPC on the layout using the dose-to-print threshold, calculating DOF using the exposure latitude and mask error constraints, changing the illumination conditions in order to attempt to maximize common DOF with the exposure latitude and mask error constraints, and continuing the process until maximum common DOF is obtained.Type: ApplicationFiled: March 5, 2004Publication date: September 8, 2005Inventors: Ebo Croffle, Nicholas Eib, Mario Garza, Paul Filseth, Lav Ivanovic
-
Publication number: 20050114094Abstract: A method for obtaining an optimal reflectivity value for complex multilayer stacks is disclosed. Aspects of the present invention include generating a model of a multilayer stack and parameterizing each layer by a thickness and an index of refraction; allowing a user to input values for the parameters; calculating an extrema for a cost function of reflectivity R using the input parameter values; calculating sensitivity values S for the extrema points; and obtaining an optimal value by calculating a cost function R+S.Type: ApplicationFiled: November 21, 2003Publication date: May 26, 2005Inventors: Lav Ivanovic, Nicholas Eib, Xudong Xu
-
Patent number: 6868355Abstract: A method and system is provided for automatically calibrating a masking process simulator using a calibration mask and process parameters to produce a calibration pattern on a wafer. A digital image is created of the calibration pattern, and the edges of the pattern are detected. Data defining the calibration mask and at least one of the process parameters are input to a process simulator to produce an alim image estimating the calibration pattern that would be produced by the masking process. The alim image and the detected edges of the digital image are then overlaid, and a distance between contours of the pattern in the alim image and the detected edges is measured. One or more mathematical algorithms are used to iteratively change the values of the processing parameters until a set of processing parameter values are found that produces a minimum distance between the contours of the pattern in the alim image and the detected edges.Type: GrantFiled: April 20, 2004Date of Patent: March 15, 2005Assignee: LSI Logic CorporationInventors: Lav Ivanovic, Paul Filseth, Mario Garza
-
Publication number: 20040199349Abstract: A method and system for automatically calibrating a masking process simulator are disclosed. The method and system include performing a masking process using a calibration mask and process parameters to produce a calibration pattern on a wafer. A digital image is created of the calibration pattern, and the edges of the pattern are detected from the digital image using pattern recognition. Data defining the calibration mask and the process parameters are then input to a process simulator to produce an alim image estimating the calibration pattern that would be produced by the masking process. The method and system further include overlaying the alim image and the detected edges of the digital image, and measuring a distance between contours of the pattern in the alim image and the detected edges.Type: ApplicationFiled: April 20, 2004Publication date: October 7, 2004Inventors: Lav Ivanovic, Paul Filseth, Mario Garza
-
Patent number: 6768958Abstract: A method and system for automatically calibrating a masking process simulator using a calibration mask and process parameters to produce a calibration pattern on a wafer. A digital image is created of the calibration pattern, and the edges of the pattern are detected. Data defining the calibration mask and the process parameters are input to a process simulator to produce an alim image estimating the calibration pattern that would be produced by the masking process. The alim image and the detected edges of the digital image are then overlaid, and a distance between contours of the pattern in the alim image and the detected edges is measured. One or more mathematical algorithms are used to iteratively change the values of the processing parameters until a set of processing parameter values are found that produces a minimum distance between the contours of the pattern in the alim image and the detected edges.Type: GrantFiled: November 26, 2002Date of Patent: July 27, 2004Assignee: LSI Logic CorporationInventors: Lav Ivanovic, Paul Filseth, Mario Garza