Patents by Inventor Lawrence Connell
Lawrence Connell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10586878Abstract: Embodiments are provided herein for low loss coupling capacitor structures. The embodiments include a n-type varactor (NVAR) configuration and p-type varactor (PVAR) configuration. The structure in the NVAR configuration comprises a p-doped semiconductor substrate (Psub), a deep n-doped semiconductor well (DNW) in the Psub, and a p-doped semiconductor well (P well) in the DNW. The circuit structure further comprises a source terminal of a p-doped semiconductor material within P well, and a drain terminal of the p-doped semiconductor material within the P well. Additionally, the circuit structure comprises an insulated gate on the surface of the P well, a metal pattern comprising a plurality of layers of metal lines, and a plurality of vias through the metal lines. The vias are contacts connecting the metal lines to the gate, the source terminal, and the drain terminal.Type: GrantFiled: December 4, 2017Date of Patent: March 10, 2020Assignee: Futurewei Technologies, Inc.Inventors: Brian Creed, Lawrence Connell, Kent Jaeger, Matthew Richard Miller
-
Publication number: 20180090627Abstract: Embodiments are provided herein for low loss coupling capacitor structures. The embodiments include a n-type varactor (NVAR) configuration and p-type varactor (PVAR) configuration. The structure in the NVAR configuration comprises a p-doped semiconductor substrate (Psub), a deep n-doped semiconductor well (DNW) in the Psub, and a p-doped semiconductor well (P well) in the DNW. The circuit structure further comprises a source terminal of a p-doped semiconductor material within P well, and a drain terminal of the p-doped semiconductor material within the P well. Additionally, the circuit structure comprises an insulated gate on the surface of the P well, a metal pattern comprising a plurality of layers of metal lines, and a plurality of vias through the metal lines. The vias are contacts connecting the metal lines to the gate, the source terminal, and the drain terminal.Type: ApplicationFiled: December 4, 2017Publication date: March 29, 2018Inventors: Brian Creed, Lawrence Connell, Kent Jaeger, Matthew Richard Miller
-
Patent number: 9837555Abstract: Embodiments are provided herein for low loss coupling capacitor structures. The embodiments include a n-type varactor (NVAR) configuration and p-type varactor (PVAR) configuration. The structure in the NVAR configuration comprises a p-doped semiconductor substrate (Psub), a deep n-doped semiconductor well (DNW) in the Psub, and a p-doped semiconductor well (P well) in the DNW. The circuit structure further comprises a source terminal of a p-doped semiconductor material within P well, and a drain terminal of the p-doped semiconductor material within the P well. Additionally, the circuit structure comprises an insulated gate on the surface of the P well, a metal pattern comprising a plurality of layers of metal lines, and a plurality of vias through the metal lines. The vias are contacts connecting the metal lines to the gate, the source terminal, and the drain terminal.Type: GrantFiled: April 15, 2015Date of Patent: December 5, 2017Assignee: FUTUREWEI TECHNOLOGIES, INC.Inventors: Brian Creed, Lawrence Connell, Kent Jaeger, Matthew Richard Miller
-
Patent number: 9768165Abstract: An embodiment integrated circuit includes a switch and a conductive line over the switch. The switch includes a gate, a first source/drain region at a top surface of a semiconductor substrate, and a second source/drain region at the top surface of the semiconductor substrate. The first source/drain region and the second source/drain region are disposed on opposing sides of the gate. At least a portion of the first conductive line is aligned with the gate, and the first conductive line is electrically coupled to ground.Type: GrantFiled: September 2, 2016Date of Patent: September 19, 2017Assignee: FUTUREWEI TECHNOLOGIES, INC.Inventors: Kent Jaeger, Lawrence Connell
-
Patent number: 9705545Abstract: An apparatus comprising an amplifier comprising an input, a capacitor having a capacitor first side and a capacitor second side, wherein the capacitor first side is coupled to the input, a switch having a switch first side and a switch second side, wherein the switch first side is coupled to the capacitor second side, and a transistor having a transistor gate, and a transistor source, wherein the transistor gate is coupled to the input and the capacitor first side, wherein the transistor source is coupled to the switch second side and wherein the switch is positioned directly between the capacitor second side and the transistor source.Type: GrantFiled: April 18, 2016Date of Patent: July 11, 2017Assignee: Futurewei Technologies, Inc.Inventors: Lawrence Connell, Terrie McCain, William Roeckner
-
Publication number: 20160372464Abstract: An embodiment integrated circuit includes a switch and a conductive line over the switch. The switch includes a gate, a first source/drain region at a top surface of a semiconductor substrate, and a second source/drain region at the top surface of the semiconductor substrate. The first source/drain region and the second source/drain region are disposed on opposing sides of the gate. At least a portion of the first conductive line is aligned with the gate, and the first conductive line is electrically coupled to ground.Type: ApplicationFiled: September 2, 2016Publication date: December 22, 2016Inventors: Kent Jaeger, Lawrence Connell
-
Publication number: 20160308073Abstract: Embodiments are provided herein for low loss coupling capacitor structures. The embodiments include a n-type varactor (NVAR) configuration and p-type varactor (PVAR) configuration. The structure in the NVAR configuration comprises a p-doped semiconductor substrate (Psub), a deep n-doped semiconductor well (DNW) in the Psub, and a p-doped semiconductor well (P well) in the DNW. The circuit structure further comprises a source terminal of a p-doped semiconductor material within P well, and a drain terminal of the p-doped semiconductor material within the P well. Additionally, the circuit structure comprises an insulated gate on the surface of the P well, a metal pattern comprising a plurality of layers of metal lines, and a plurality of vias through the metal lines. The vias are contacts connecting the metal lines to the gate, the source terminal, and the drain terminal.Type: ApplicationFiled: April 15, 2015Publication date: October 20, 2016Inventors: Brian Creed, Lawrence Connell, Kent Jaeger, Matthew Richard Miller
-
Publication number: 20160233905Abstract: An apparatus comprising an amplifier comprising an input, a capacitor having a capacitor first side and a capacitor second side, wherein the capacitor first side is coupled to the input, a switch having a switch first side and a switch second side, wherein the switch first side is coupled to the capacitor second side, and a transistor having a transistor gate, and a transistor source, wherein the transistor gate is coupled to the input and the capacitor first side, wherein the transistor source is coupled to the switch second side and wherein the switch is positioned directly between the capacitor second side and the transistor source.Type: ApplicationFiled: April 18, 2016Publication date: August 11, 2016Inventors: Lawrence Connell, Terrie McCain, William Roeckner
-
Patent number: 9319009Abstract: An apparatus comprising an amplifier comprising an input, a capacitor having a capacitor first side and a capacitor second side, wherein the capacitor first side is coupled to the input, a switch having a switch first side and a switch second side, wherein the switch first side is coupled to the capacitor second side, and a transistor having a transistor gate, and a transistor source, wherein the transistor gate is coupled to the input and the capacitor first side, wherein the transistor source is coupled to the switch second side and wherein the switch is positioned directly between the capacitor second side and the transistor source.Type: GrantFiled: July 31, 2013Date of Patent: April 19, 2016Assignee: Futurewei Technologies, Inc.Inventors: Lawrence Connell, Terrie McCain, William Roeckner
-
Patent number: 9178554Abstract: A method for differential buffer phase correction comprises generating a pair of differential signals from a local oscillator, applying one of the signals to a first inverter and the other signal to a second inverter of a buffer through a differential pair of lines, applying a first positive feedback signal to the first inverter through a first feedback capacitor, wherein the first positive feedback signal is generated from an output of the second inverter and applying a second positive feedback signal to the second inverter through a second feedback capacitor, wherein the second positive feedback signal is generated from an output of the first inverter.Type: GrantFiled: March 28, 2014Date of Patent: November 3, 2015Assignee: Futurewei Technologies, Inc.Inventors: Daniel Mccarthy, Michael Bushman, Lawrence Connell
-
Publication number: 20150280762Abstract: A method for differential buffer phase correction comprises generating a pair of differential signals from a local oscillator, applying one of the signals to a first inverter and the other signal to a second inverter of a buffer through a differential pair of lines, applying a first positive feedback signal to the first inverter through a first feedback capacitor, wherein the first positive feedback signal is generated from an output of the second inverter and applying a second positive feedback signal to the second inverter through a second feedback capacitor, wherein the second positive feedback signal is generated from an output of the first inverter.Type: ApplicationFiled: March 28, 2014Publication date: October 1, 2015Applicant: FutureWei Technologies, Inc.Inventors: Daniel Mccarthy, Michael Bushman, Lawrence Connell
-
Publication number: 20150038093Abstract: An apparatus comprising an amplifier comprising an input, a capacitor having a capacitor first side and a capacitor second side, wherein the capacitor first side is coupled to the input, a switch having a switch first side and a switch second side, wherein the switch first side is coupled to the capacitor second side, and a transistor having a transistor gate, and a transistor source, wherein the transistor gate is coupled to the input and the capacitor first side, wherein the transistor source is coupled to the switch second side and wherein the switch is positioned directly between the capacitor second side and the transistor source.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: Futurewei Technologies, Inc.Inventors: Lawrence Connell, Terrie McCain, William Roeckner
-
Patent number: 8761707Abstract: A circuit comprising a transconductor amplifier, and a load connected to the transconductor amplifier, wherein the load comprises a load transistor that is passively biased.Type: GrantFiled: March 11, 2013Date of Patent: June 24, 2014Assignee: Futurewei Technologies, Inc.Inventors: Lawrence Connell, William Roeckner, Terrie McCain, Matthew Miller
-
Publication number: 20070216482Abstract: An amplifier, tuner, and method of amplification are provided. The amplifier has a pair of transistors. Each transistor has a control terminal and an output terminal disposed between the transistor and a power supply input. A first network is connected between each power supply input and output terminal. The first network contains a first resistor and a first switch connected in parallel with the first resistor. A second network is connected between the transistors. The second network contains a first and second combination. Each of the first and second combinations contains a second resistor and a second switch connected in parallel with the second resistor. The first and second combinations are connected by a third switch.Type: ApplicationFiled: March 14, 2006Publication date: September 20, 2007Inventors: Neal Hollenbeck, Lawrence Connell, Daniel McCarthy
-
Publication number: 20070201581Abstract: An RF modulator supporting wide-band signals includes IQ modulation by interleaving the in-phase and quadrature signals. The modulator can be implemented using an integrated circuit having a baseband in-phase stage that receives an in-phase analog input signal, a baseband quadrature stage that receives a quadrature analog input signal, and a switching mixer having a plurality of switches. The switching mixer receives in-phase and quadrature signals from the baseband in-phase stage and the baseband quadrature stage. The switching mixer produces a differential signal combining the in-phase and quadrature signals by interleaving the signals over a plurality of phases of a carrier period.Type: ApplicationFiled: February 27, 2006Publication date: August 30, 2007Inventors: Poojan Wagh, Lawrence Connell, Matthew Miller
-
Publication number: 20070161359Abstract: An amplifier and method of amplifying a signal is presented. The amplifier contains a fixed gain stage, a digitally controllable gain stage, and a continuously variable attenuator connected between the fixed and controllable gain stages. The attenuator and controllable gain stage are controllable such that the gain of the controllable gain stage is decreased when the attenuation of the attenuator reaches a predetermined maximum value and the attenuation of the attenuator is reduced thereafter. The output power level of the amplifier remains constant.Type: ApplicationFiled: January 10, 2006Publication date: July 12, 2007Inventors: Daniel McCarthy, Lawrence Connell
-
Publication number: 20070139103Abstract: A closed loop audio amplifier system and method of powering up/down the system without producing audible artifacts are provided. During power up, a prebias voltage is provided to each output connected to a speaker to increase the voltage to a nominal output level. High impedance switches are then driven at a 50% duty cycle. Feedback from the output is supplied to a servo, which is enabled to fine tune the output voltage. Low impedance switches are then driven at a 50% duty cycle at a quarter cycle timing. The order of the feedback loop depends on which of the high or low impedance switches are driven. The prebias voltage is then removed before audio signals to be amplified are supplied to the system. Timing of driving of the switches is programmable. To power down,. essentially the reverse sequence is provided.Type: ApplicationFiled: December 20, 2005Publication date: June 21, 2007Inventors: William Roeckner, Pallab Midya, Patrick Rakers, Lawrence Connell, Daniel Mavencamp, Bradley Stewart
-
Publication number: 20070096841Abstract: A frequency source having a fast start-up time and low noise in steady state is presented. The frequency source includes an oscillator and a hybrid automatic gain control (AGC) loop that switches between an analog AGC loop at oscillator start up and a digital AGC loop at steady state operation. The analog AGC loop includes a peak detector connected to the oscillator and an error integrator integrating the difference between the peak detector output and a reference voltage. The digital AGC loop includes a comparator comparing the peak detector output and high/low reference voltages, an oscillator counter providing a timer signal, a digital-to-analog converter (DAC) supplied with a digital word, and a low pass filter between the DAC and the oscillator. The timer signal causes a multiplexer to select either the analog AGC loop or the digital AGC loop.Type: ApplicationFiled: October 28, 2005Publication date: May 3, 2007Inventors: Lawrence Connell, Daniel McCarthy, Michael Bushman
-
Publication number: 20070072569Abstract: A variable attenuator and method of attenuating a signal is presented. The variable attenuator contains an input that receives an input signal to be attenuated. A voltage divider between a resistor and parallel MOSFETs provides the attenuated input signal. The MOSFETs have different sizes and have gates that are connected to a control signal through different resistances such that the larger the MOSFET, the larger the resistance. The control signal is dependent on the output of the attenuator. The arrangement extends the linearity of the attenuation over a wide voltage range of the control signal and decreases the intermodulation distortion of the attenuator.Type: ApplicationFiled: September 28, 2005Publication date: March 29, 2007Inventors: Daniel McCarthy, Lawrence Connell, Neal Hollenbeck
-
Publication number: 20060217101Abstract: Transmission of a high frequency signal is provided by a passive mixer. The passive mixer receives a low frequency signal as an input. The passive mixer includes a plurality of transistors each with a gate, a source, and a drain. The passive mixer also includes a local oscillator connected to the gates of the transistors. The gates of the transistors are also connected to a DC bias proportional to the threshold voltage of the transistors. In addition, an output of the passive mixer may be attenuated by a passive attenuator wherein both the passive attenuator and passive mixer are substantially free of quiescent current.Type: ApplicationFiled: March 22, 2005Publication date: September 28, 2006Inventors: Lawrence Connell, David Kovac, Poojan Wagh, Vikram Karnani, William Waldie, Tao Wu