Abstract: During burst write transactions, a memory accepts data over an address bus after an address has been received. In order to accept data over the address bus, the memory temporarily stores the data received over the address bus in an internal data buffer. The internal data buffer then transfers the data to an array upon completion of the write transaction. During burst read transactions, the memory transmits data over the address bus during one of the four clock cycles after the address is received. In this way a burst write transaction is completed in three clock cycles instead of four. Burst read transactions are completed in four clock cycles instead of five.