Patents by Inventor Lee L. Evans

Lee L. Evans has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 4633221
    Abstract: A dual slope analog-to-digital converter with automatic short cycle range determination. The time period of the signal integrate phase is adjusted to accommodate different ranges of input signals. Range selection is achieved automatically with the converter switching quickly from one range to another until the right range is found, without the necessity of displaying an "out of range" reading. Normal mode rejection of 60 Hz noise is achieved on all timing ranges.
    Type: Grant
    Filed: October 9, 1985
    Date of Patent: December 30, 1986
    Assignee: Intersil, Inc.
    Inventors: Peter D. Bradshaw, Lee L. Evans
  • Patent number: 4568913
    Abstract: An integrating type analog-to-digital converter with improved time measurement capabilities and a very fast conversion cycle. The converter operates by integrating an analog input signal for a predetermined time period and then deintegrating the integrated signal until its output crosses zero. The time it takes for the integrator to cross zero is measured by a digital clock, and the zero crossing is detected as occurring on the first clock pulse after the integrator output has actually crossed zero. The residual output of the integrator at the point of detection is multiplied by a predetermined negative amount and fed back so that the integrator output assumes the multiplied value of the residual. The integrator is then deintegrated for a second time and the time it takes for the integrator output to pass zero is again measured by the clock. The measured time is proportional to the error in the measurement between the detected zero crossing and actual zero crossing in the initial deintegration cycle.
    Type: Grant
    Filed: November 22, 1982
    Date of Patent: February 4, 1986
    Assignee: Intersil, Inc.
    Inventor: Lee L. Evans
  • Patent number: 4546324
    Abstract: A digitally switched analog signal conditioner comprising a plurality of pairs of input terminals, a junction, and an output terminal; a plurality of capacitors, first ends of the capacitors being connected to the junction; a plurality of switches being arranged in pairs, first ends of each pair being connected to the other ends of different ones of the capacitors, the other ends of each pair being connected to respective ones of a pair of input terminals, the switches of each pair being adapted to be operated alternatively; an amplifier having an input and an output, the input being operatively coupled to the junction; and a sample and hold circuit operatively coupled to the output of the amplifier for periodically sampling and holding the output, the output of the sampling and holding circuit being connected to one of the input terminals of one of the pairs of input terminals, the other of the terminals of the one pair of input terminals being connected to a point of reference potential.
    Type: Grant
    Filed: December 27, 1982
    Date of Patent: October 8, 1985
    Assignee: Intersil, Inc.
    Inventors: David Bingham, Lee L. Evans, Peter D. Bradshaw
  • Patent number: 4423385
    Abstract: An operational amplifier is provided having two input legs and a reference leg. In order to eliminate any input offset voltage between the two input legs, the reference leg is balanced against the first input leg and then against the second input leg so that the first input leg is thereby balanced against the second input leg and any offset voltage is significantly reduced or eliminated.
    Type: Grant
    Filed: June 10, 1981
    Date of Patent: December 27, 1983
    Assignee: Intersil, Inc.
    Inventor: Lee L. Evans
  • Patent number: 4395701
    Abstract: An integrating type analog-to-digital converter with improved time measurement capabilities and a very fast conversion cycle. The converter operates by integrating an analog input signal for a predetermined time period and then deintegrating the integrated signal until its output crosses zero. The time it takes for the integrator to cross zero is measured by a digital clock, and the zero crossing is detected as occurring on the first clock pulse after the integrator output has actually crossed zero. The residual output of the integrator at the point of detection is multiplied by a predetermined negative amount and fed back so that the integrator output assumes the multiplied value of the residual. The integrator is then deintegrated for a second time and the time it takes for the integrator output to pass zero is again measured by the clock. The measured time is proportional to the error in the measurement between the detected zero crossing and actual zero crossing in the initial deintegration cycle.
    Type: Grant
    Filed: March 25, 1980
    Date of Patent: July 26, 1983
    Assignee: Intersil, Inc.
    Inventor: Lee L. Evans