Patents by Inventor Lee-Lean Shu

Lee-Lean Shu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10303629
    Abstract: Systems, methods and fabrication processes relating to memory devices involving data bus inversion are disclosed. According to one illustrative implementation, a memory device may comprise a memory core, circuitry that receives a data bus inversion (OBI) bit associated with a data signal as input directly, without transmission through OBI logic associated with an input buffer, and circuitry that stores the OBI bit into the memory core, reads the OBI bit from the memory core, and provides the OBI bit as output. In further implementations, memory devices herein may store and process the OBI bit on an internal data bus as a regular data bit.
    Type: Grant
    Filed: June 14, 2016
    Date of Patent: May 28, 2019
    Assignee: GSI TECHNOLOGY, INC.
    Inventor: Lee-Lean Shu
  • Patent number: 10249362
    Abstract: A memory cell and processing array that has a plurality of memory are capable of performing logic functions, including an exclusive OR (XOR) or an exclusive NOR (XNOR) logic function. The memory cell may have a read port in which the digital data stored in the storage cell of the memory cell is isolated from the read bit line.
    Type: Grant
    Filed: September 19, 2017
    Date of Patent: April 2, 2019
    Assignee: GSI Technology, Inc.
    Inventors: Lee-Lean Shu, Eli Ehrman
  • Patent number: 10192592
    Abstract: Systems, methods and fabrication processes relating to dynamic random access memory (DRAM) devices involving data signals grouped into 10 bits are disclosed. According to one illustrative implementation a DRAM device may comprise a memory core, circuitry that receives a data bus inversion (DBI) bit associated with a data signal as input directly, without transmission through DBI logic associated with an input buffer, circuitry that stores the DBI bit into the memory core, reads the DBI bit from the memory core, and provides the DBI bit as output. In further implementations, DRAM devices herein may store and process the DBI bit on an internal data bus as a regular data bit.
    Type: Grant
    Filed: June 14, 2016
    Date of Patent: January 29, 2019
    Assignee: GSI TECHNOLOGY, INC.
    Inventors: Lee-Lean Shu, Paul M. Chiang, Soon-Kyu Park, Gi-Won Cha
  • Publication number: 20180218761
    Abstract: Systems and methods of synchronous memories and synchronous memory operation are disclosed. According to one illustrative implementation, a memory device is disclosed comprising memory circuitry having a memory output, the memory circuitry including a sense amplifier having a first output and a second output, a first data path coupled to the first output of the sense amplifier, the first data path including 2 latches/registers, and a second data path coupled to the second output of the sense amplifier, the second data path including a plurality latches/registers. In further implementations, various control circuitry, connections and control signals may be utilized to operate the latches/registers in the first and second data paths according to specified configurations, control, modes, latency and/or timing domain information, to achieve, for example, pipelined output latching and/or double data rate output.
    Type: Application
    Filed: March 22, 2018
    Publication date: August 2, 2018
    Inventors: Lee-Lean SHU, Yoshinori SATO
  • Publication number: 20180158519
    Abstract: A memory cell and processing array that has a plurality of memory are capable of performing logic functions, including an exclusive OR (XOR) or an exclusive NOR (XNOR) logic function. The memory cell may have a read port in which the digital data stored in the storage cell of the memory cell is isolated from the read bit line.
    Type: Application
    Filed: September 19, 2017
    Publication date: June 7, 2018
    Inventors: Lee-Lean Shu, Eli Ehrman
  • Publication number: 20180158520
    Abstract: A memory cell and processing array that has a plurality of memory are capable of performing logic functions, including an exclusive OR (XOR) or an exclusive NOR (XNOR) logic function. The memory cell may have a read port in which the digital data stored in the storage cell of the memory cell is isolated from the read bit line.
    Type: Application
    Filed: September 19, 2017
    Publication date: June 7, 2018
    Inventors: Lee-Lean Shu, Eli Ehrman
  • Publication number: 20180158518
    Abstract: A memory cell that may be used for computation and processing array using the memory cell are capable to performing a logic operation including a boolean AND, a boolean OR, a boolean NAND or a boolean NOR. The memory cell may have a read port that has isolation circuits that isolate the data stored in the storage cell of the memory cell from the read bit line.
    Type: Application
    Filed: September 19, 2017
    Publication date: June 7, 2018
    Inventors: Lee-Lean Shu, Chao-Hung Chang, Avidan Akerib
  • Publication number: 20180158517
    Abstract: A memory cell that may be used for computation and processing array using the memory cell are capable to performing a logic operation including a boolean AND, a boolean OR, a boolean NAND or a boolean NOR. The memory cell may have a read port that has isolation circuits that isolate the data stored in the storage cell of the memory cell from the read bit line.
    Type: Application
    Filed: September 19, 2017
    Publication date: June 7, 2018
    Inventors: Lee-Lean Shu, Chao-Hung Chang, Avidan Akerib
  • Publication number: 20180157488
    Abstract: A memory cell that may be used for computation and processing array using the memory cell are capable to performing a logic operation including a boolean AND, a boolean OR, a boolean NAND or a boolean NOR. The memory cell may have a read port that has isolation circuits that isolate the data stored in the storage cell of the memory cell from the read bit line.
    Type: Application
    Filed: September 19, 2017
    Publication date: June 7, 2018
    Inventors: Lee-Lean Shu, Chao-Hung Chang, Avidan Akerib
  • Patent number: 9966118
    Abstract: Systems and methods of synchronous memories and synchronous memory operation are disclosed. According to one illustrative implementation, a memory device is disclosed comprising memory circuitry having a memory output, the memory circuitry including a sense amplifier having a first output and a second output, a first data path coupled to the first output of the sense amplifier, the first data path including 2 latches/registers, and a second data path coupled to the second output of the sense amplifier, the second data path including a plurality latches/registers. In further implementations, various control circuitry, connections and control signals may be utilized to operate the latches/registers in the first and second data paths according to specified configurations, control, modes, latency and/or timing domain information, to achieve, for example, pipelined output latching and/or double data rate output.
    Type: Grant
    Filed: December 13, 2016
    Date of Patent: May 8, 2018
    Assignee: GSI Technology, Inc.
    Inventors: Lee-Lean Shu, Yoshinori Sato
  • Patent number: 9847111
    Abstract: Systems and methods of synchronous memories and synchronous memory operation are disclosed. According to one illustrative implementation, a memory device is disclosed comprising memory circuitry having a memory output, the memory circuitry including a sense amplifier having a first output and a second output, a first data path coupled to the first output of the sense amplifier, the first data path including 2 latches/registers, and a second data path coupled to the second output of the sense amplifier, the second data path including a plurality latches/registers. In further implementations, various control circuitry, connections and control signals may be utilized to operate the latches/registers in the first and second data paths according to specified configurations, control, modes, latency and/or timing domain information, to achieve, for example, pipelined output latching and/or double data rate output.
    Type: Grant
    Filed: May 19, 2016
    Date of Patent: December 19, 2017
    Assignee: GSI TECHNOLOGY, INC.
    Inventors: Lee-Lean Shu, Yoshinori Sato
  • Publication number: 20170125074
    Abstract: Systems and methods of synchronous memories and synchronous memory operation are disclosed. According to one illustrative implementation, a memory device is disclosed comprising memory circuitry having a memory output, the memory circuitry including a sense amplifier having a first output and a second output, a first data path coupled to the first output of the sense amplifier, the first data path including 2 latches/registers, and a second data path coupled to the second output of the sense amplifier, the second data path including a plurality latches/registers. In further implementations, various control circuitry, connections and control signals may be utilized to operate the latches/registers in the first and second data paths according to specified configurations, control, modes, latency and/or timing domain information, to achieve, for example, pipelined output latching and/or double data rate output.
    Type: Application
    Filed: December 13, 2016
    Publication date: May 4, 2017
    Inventors: Lee-Lean SHU, Yoshinori SATO
  • Patent number: 9613684
    Abstract: Multi-bank SRAM devices, systems, methods of operating multi-bank SRAMs, and/or methods of fabricating multi-bank SRAM systems are disclosed. For example, illustrative multi-bank SRAMs and methods may include or involve features for capturing read and write addresses at a particular frequency, splitting and/or combining them via one or more splitting/combining processes, and bussing them to each SRAM bank, where they may be split and/or combined via one or more splitting/combining processes to read and write to a particular bank. Some implementations herein may also involve features for capturing two beats of write data at a particular frequency, splitting and/or combining them via one or more splitting/combining processes, and bussing them to each SRAM bank, where they may be split and/or combined via one or more splitting/combining processes for writing to a particular bank. Reading and writing to banks may occur at less than or equal to half the frequency of capture.
    Type: Grant
    Filed: June 5, 2015
    Date of Patent: April 4, 2017
    Assignee: GSI Technology, Inc.
    Inventors: Lee-Lean Shu, Robert Haig
  • Patent number: 9613670
    Abstract: Systems and methods of memory and memory operation are disclosed, such as providing a circuit including a local address driver voltage source for memory decoding. In one exemplary implementation, an illustrative circuit may comprise a first buffer and a capacitor. The first buffer may comprise a power input and a ground input. The capacitor may comprise a first terminal connected to the power input of the first buffer and a second terminal connected to the ground input of the first buffer. When the first buffer draws a current from the power input, at least a portion of the current may be supplied by the capacitor.
    Type: Grant
    Filed: March 11, 2016
    Date of Patent: April 4, 2017
    Assignee: GSI Technology, Inc.
    Inventors: Patrick Chuang, Mu-Hsiang Huang, Lee-Lean Shu
  • Publication number: 20160364348
    Abstract: Systems, methods and fabrication processes relating to memory devices involving data bus inversion are disclosed. According to one illustrative implementation, a memory device may comprise a memory core, circuitry that receives a data bus inversion (OBI) bit associated with a data signal as input directly, without transmission through OBI logic associated with an input buffer, and circuitry that stores the OBI bit into the memory core, reads the OBI bit from the memory core, and provides the OBI bit as output. In further implementations, memory devices herein may store and process the OBI bit on an internal data bus as a regular data bit.
    Type: Application
    Filed: June 14, 2016
    Publication date: December 15, 2016
    Inventor: Lee-Lean SHU
  • Publication number: 20160343415
    Abstract: Systems and methods of synchronous memories and synchronous memory operation are disclosed. According to one illustrative implementation, a memory device is disclosed comprising memory circuitry having a memory output, the memory circuitry including a sense amplifier having a first output and a second output, a first data path coupled to the first output of the sense amplifier, the first data path including 2 latches/registers, and a second data path coupled to the second output of the sense amplifier, the second data path including a plurality latches/registers. In further implementations, various control circuitry, connections and control signals may be utilized to operate the latches/registers in the first and second data paths according to specified configurations, control, modes, latency and/or timing domain information, to achieve, for example, pipelined output latching and/or double data rate output.
    Type: Application
    Filed: May 19, 2016
    Publication date: November 24, 2016
    Inventors: Lee-Lean SHU, Yoshinori SATO
  • Publication number: 20160293231
    Abstract: Systems, methods and fabrication processes relating to dynamic random access memory (DRAM) devices involving data signals grouped into 10 bits are disclosed. According to one illustrative implementation a DRAM device may comprise a memory core, circuitry that receives a data bus inversion (DBI) bit associated with a data signal as input directly, without transmission through DBI logic associated with an input buffer, circuitry that stores the DBI bit into the memory core, reads the DBI bit from the memory core, and provides the DBI bit as output. In further implementations, DRAM devices herein may store and process the DBI bit on an internal data bus as a regular data bit.
    Type: Application
    Filed: June 14, 2016
    Publication date: October 6, 2016
    Inventors: Lee-Lean SHU, Paul M. CHIANG, Soon-Kyu PARK, Gi-Won CHA
  • Patent number: 9412440
    Abstract: Systems and methods of synchronous memories and synchronous memory operation are disclosed. According to one illustrative implementation, a memory device is disclosed comprising memory circuitry having a memory output, the memory circuitry including a sense amplifier having a first output and a second output, a first data path coupled to the first output of the sense amplifier, the first data path including 2 latches/registers, and a second data path coupled to the second output of the sense amplifier, the second data path including a plurality latches/registers. In further implementations, various control circuitry, connections and control signals may be utilized to operate the latches/registers in the first and second data paths according to specified configurations, control, modes, latency and/or timing domain information, to achieve, for example, pipelined output latching and/or double data rate output.
    Type: Grant
    Filed: May 26, 2015
    Date of Patent: August 9, 2016
    Assignee: GSI TECHNOLOGY, INC.
    Inventors: Lee-Lean Shu, Yoshinori Sato
  • Publication number: 20160196858
    Abstract: Systems and methods of memory and memory operation are disclosed, such as providing a circuit including a local address driver voltage source for memory decoding. In one exemplary implementation, an illustrative circuit may comprise a first buffer and a capacitor. The first buffer may comprise a power input and a ground input. The capacitor may comprise a first terminal connected to the power input of the first buffer and a second terminal connected to the ground input of the first buffer. When the first buffer draws a current from the power input, at least a portion of the current may be supplied by the capacitor.
    Type: Application
    Filed: March 11, 2016
    Publication date: July 7, 2016
    Inventors: Patrick CHUANG, Mu-Hsiang HUANG, Lee-Lean SHU
  • Patent number: 9384822
    Abstract: Systems, methods and fabrication processes relating to dynamic random access memory (DRAM) devices involving data signals grouped into 10 bits are disclosed. According to one illustrative implementation a DRAM device may comprise a memory core, circuitry that receives a data bus inversion (DBI) bit associated with a data signal as input directly, without transmission through DBI logic associated with an input buffer, circuitry that stores the DBI bit into the memory core, reads the DBI bit from the memory core, and provides the DBI bit as output. In further implementations, DRAM devices herein may store and process the DBI bit on an internal data bus as a regular data bit.
    Type: Grant
    Filed: March 17, 2014
    Date of Patent: July 5, 2016
    Assignee: GSI TECHNOLOGY, INC.
    Inventors: Lee-Lean Shu, Paul M. Chiang, Soon-Kyu Park, Gi-Won Cha