Patents by Inventor Leonard Richard Douglas
Leonard Richard Douglas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7146081Abstract: A method for adaptively fabricating a waveguide comprises: measuring misplacement of a photonic device relative to a substrate; generating computer readable instructions for using a plurality of graphics primitives to form the waveguide; and photocomposing the waveguide on the substrate in accordance with the computer readable instructions. A reticle comprises a plurality of graphics primitives with at least one of the plurality of graphics primitives comprising a tapered end. A waveguide comprises a plurality of waveguide segments with each of the plurality of waveguide segments comprising a tapered end and being adjacent to at least one other of the plurality of waveguide segments.Type: GrantFiled: July 8, 2005Date of Patent: December 5, 2006Assignee: General Electric CompanyInventors: Ernest Wayne Balch, Leonard Richard Douglas, Min-Yi Shih
-
Patent number: 6957007Abstract: A method for adaptively fabricating a waveguide comprises: measuring misplacement of a photonic device relative to a substrate; generating computer readable instructions for using a plurality of graphics primitives to form the waveguide; and photocomposing the waveguide on the substrate in accordance with the computer readable instructions. A reticle comprises a plurality of graphics primitives with at least one of the plurality of graphics primitives comprising a tapered end. A waveguide comprises a plurality of waveguide segments with each of the plurality of waveguide segments comprising a tapered end and being adjacent to at least one other of the plurality of waveguide segments.Type: GrantFiled: July 29, 2002Date of Patent: October 18, 2005Assignee: General Electric CompanyInventors: Ernest Wayne Balch, Leonard Richard Douglas, Min-Yi Shih
-
Patent number: 6790703Abstract: A method and process sequence for accurately aligning (die to interconnect metal on flex substrate such as polyimide flex is described. A mask for via formation is first patterned in a metal layer on the bottom surface of the flex substrate. Die attach means such as die attach adhesive is then applied to the top side of flex substrate. The bond pads on die are locally, adaptively aligned to the patterned metal via mask on the flex with high accuracy. Vias down to the die bond pads are then created by either plasma etching or excimer laser ablation through the existing aligned metal mask on the flex substrate, and interconnect metal is then deposited, patterned and etched. As a result of this process, the flex metal interconnect artwork does not have to be customized for each die misplacement using “adaptive lithography”. Lower cost commercially available lithography equipment can be used for processing, reducing capital equipment and processing cost.Type: GrantFiled: July 22, 2002Date of Patent: September 14, 2004Assignee: General Electric CompanyInventors: Richard Joseph Saia, Kevin Matthew Durocher, James Wilson Rose, Leonard Richard Douglas
-
Publication number: 20040017974Abstract: A method for adaptively fabricating a waveguide comprises: measuring misplacement of a photonic device relative to a substrate; generating computer readable instructions for using a plurality of graphics primitives to form the waveguide; and photocomposing the waveguide on the substrate in accordance with the computer readable instructions. A reticle comprises a plurality of graphics primitives with at least one of the plurality of graphics primitives comprising a tapered end. A waveguide comprises a plurality of waveguide segments with each of the plurality of waveguide segments comprising a tapered end and being adjacent to at least one other of the plurality of waveguide segments.Type: ApplicationFiled: July 29, 2002Publication date: January 29, 2004Applicant: General Electric CompanyInventors: Ernest Wayne Balch, Leonard Richard Douglas, Min-Yi Shih
-
Patent number: 6603145Abstract: A method for interconnecting high-temperature silicon carbide (SiC) devices enables such high-temperature devices to be used in fabricating electronic circuits of significant scale. This method comprises empirically measuring operational characteristics of a plurality of the devices to be interconnected, the operational characteristics comprising devices which are measured to be non-working and devices which are measured to be working; characterizing the operational characteristics in an operational characteristics map; designing interconnection paths between and among the devices that are characterized to be working by the operational characteristics map; and excluding from the interconnection paths, devices that are characterized to be non-working by the operational characteristics map.Type: GrantFiled: May 2, 2002Date of Patent: August 5, 2003Assignee: General Electric CompanyInventors: Robert John Wojnarowski, Ernest Wayne Balch, Leonard Richard Douglas
-
Patent number: 6574522Abstract: A system and method for handling quality control data for a manufacturing process among a main computer and a plurality of remote computers, including the steps of establishing a connection between at least one of the remote computers and the main computer via a web browser, inputting quality control data of the manufacturing process from the remote computer into a database of the main computer via the web browser, performing a statistical analysis on the quality control data input into the main computer, and posting results of the statistical analysis on a web site of the main computer accessible to the remote computers through the web browser.Type: GrantFiled: December 28, 1999Date of Patent: June 3, 2003Assignee: General Electric CompanyInventor: Leonard Richard Douglas
-
Publication number: 20030004763Abstract: Computerized systems and methods for managing process compliance associated with a project including a project template module operable for creating, storing, and transmitting a plurality of project templates, a project compliance management module operable for receiving, storing, and searching a plurality of project templates, a processor operable for manipulating information related to the plurality of project templates, and a communications network operable for communicating information related to the plurality of templates to and from a plurality of remote users.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Inventors: Michael Robert LaBlanc, Leonard Richard Douglas, Mark Mitchell Kornfein
-
Publication number: 20030005057Abstract: Computerized systems and methods for acquiring and disseminating information using a mail client system including an application operable for generating and incorporating a plurality of messages and one or more message handlers in communication with the application and the mail client system, the one or more message handlers operable for attaching identifying information to each of the plurality of messages. The systems and methods also including a definition operable for translating each of the plurality of messages such that each of the plurality of messages may be understood by the one or more message handlers and a communications network operable for transmitting each of the plurality of messages between the application, the one or more message handlers, and the mail client system.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Inventors: Michael Robert LaBlanc, Leonard Richard Douglas, Mark Mitchell Kornfein, Mary Clarkeson Phillips, Octavio Garcia
-
Publication number: 20020197767Abstract: A method and process sequence for accurately aligning (die to interconnect metal on flex substrate such as polyimide flex is described. A mask for via formation is first patterned in a metal layer on the bottom surface of the flex substrate. Die attach means such as die attach adhesive is then applied to the top side of flex substrate. The bond pads on die are locally, adaptively aligned to the patterned metal via mask on the flex with high accuracy. Vias down to the die bond pads are then created by either plasma etching or excimer laser ablation through the existing aligned metal mask on the flex substrate, and interconnect metal is then deposited, patterned and etched. As a result of this process, the flex metal interconnect artwork does not have to be customized for each die misplacement using “adaptive lithography”. Lower cost commercially available lithography equipment can be used for processing, reducing capital equipment and processing cost.Type: ApplicationFiled: July 22, 2002Publication date: December 26, 2002Inventors: Richard Joseph Saia, Kevin Matthew Durocher, James Wilson Rose, Leonard Richard Douglas
-
Publication number: 20020194044Abstract: Computerized systems and methods for performing an electronic new product introduction project on a global basis including a planning module operable for acquiring information related to a plurality of activities and tasks associated with the project from a plurality of individuals simultaneously, storing the information related to the plurality of activities and tasks, and transferring the information related to the plurality of activities and tasks to the plurality of individuals simultaneously. The system also including a processor operable for manipulating the information related to the plurality of activities and tasks and a communications network operable for communicating the information related to the plurality of activities and tasks to and from the plurality of individuals.Type: ApplicationFiled: June 15, 2001Publication date: December 19, 2002Inventors: Michael Robert Lablanc, Leonard Richard Douglas, Mark Mitchell Kornfein, Hui Gao, Dongming Gao
-
Patent number: 6475877Abstract: A method and process sequence for accurately aligning (die to interconnect metal on flex substrate such as polyimide flex is described. A mask for via formation is first patterned in a metal layer on the bottom surface of the flex substrate. Die attach means such as die attach adhesive is then applied to the top side of flex substrate. The bond pads on die are locally, adaptively aligned to the patterned metal via mask on the flex with high accuracy. Vias down to the die bond pads are then created by either plasma etching or excimer laser ablation through the existing aligned metal mask on the flex substrate, and interconnect metal is then deposited, patterned and etched. As a result of this process, the flex metal interconnect artwork does not have to be customized for each die misplacement using “adaptive lithography”. Lower cost commercially available lithography equipment can be used for processing, reducing capital equipment and processing cost.Type: GrantFiled: December 22, 1999Date of Patent: November 5, 2002Assignee: General Electric CompanyInventors: Richard Joseph Saia, Kevin Matthew Durocher, James Wilson Rose, Leonard Richard Douglas
-
Publication number: 20020121691Abstract: A method for interconnecting high-temperature silicon carbide (SiC) devices enables such high-temperature devices to be used in fabricating electronic circuits of significant scale. This method comprises empirically measuring operational characteristics of a plurality of the devices to be interconnected, the operational characteristics comprising devices which are measured to be non-working and devices which are measured to be working; characterizing the operational characteristics in an operational characteristics map; designing interconnection paths between and among the devices that are characterized to be working by the operational characteristics map; and excluding from the interconnection paths, devices that are characterized to be non-working by the operational characteristics map.Type: ApplicationFiled: May 2, 2002Publication date: September 5, 2002Inventors: Robert John Wojnarowski, Ernest Wayne Balch, Leonard Richard Douglas
-
Patent number: 6410356Abstract: A method for interconnecting high-temperature silicon carbide (SiC) devices enables such high-temperature devices to be used in fabricating electronic circuits of significant scale. This method comprises empirically measuring operational characteristics of a plurality of the devices to be interconnected, the operational characteristics comprising devices which are measured to be non-working and devices which are measured to be working; characterizing the operational characteristics in an operational characteristics map; designing interconnection paths between and among the devices that are characterized to be working by the operational characteristics map; and excluding from the interconnection paths, devices that are characterized to be non-working by the operational characteristics map.Type: GrantFiled: March 7, 2000Date of Patent: June 25, 2002Assignee: General Electric CompanyInventors: Robert John Wojnarowski, Ernest Wayne Balch, Leonard Richard Douglas
-
Patent number: 6396153Abstract: One method for packaging at least one circuit chip includes: providing an interconnect layer including insulative material having a first side and a second side, initial metallization patterned on second side metallized portions of the second side and not on second side non-metallized portions of the second side, at least one substrate via extending from the first side to one of the second side metallized portions, and at least one chip via extending from the first side to one of the second side non-metallized portions; positioning the at least one circuit chip on the second side with at least one chip pad of the at least one circuit chip being aligned with the at least one chip via; and patterning connection metallization on selected portions of the first side of the interconnect layer and in the vias so as to extend to the at least one second side metallized portion and to the at least one chip pad.Type: GrantFiled: January 25, 2001Date of Patent: May 28, 2002Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Ernest Wayne Balch, Ronald Frank Kolc, William Edward Burdick, Jr., Robert John Wojnarowski, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Patent number: 6284564Abstract: A method according to an aspect of the invention, for interconnecting electrical contacts or electrodes (230be) of semiconductor chips (230a, 230b, 230c) in an HDI context, includes the step of applying laser energy to make a pattern of apertures through a dielectric film which corresponds to the ideal locations of electrodes of semiconductor chips properly placed on the film. This may be accomplished, in one mode of the method, by procuring an optical mask (20) defining an ideal pattern of electrodes of semiconductor chips properly aligned in an HDI structure. This mask may be sufficiently large to cover a plurality of HDI circuits being made on a substrate, or it may cover only one such HDI circuit. Laser energy (30) is applied to a dielectric film (10; 10, 17) through apertures or transparent regions (22) of the mask, to thereby make the ideal pattern of holes in the film.Type: GrantFiled: September 20, 1999Date of Patent: September 4, 2001Assignee: Lockheed Martin Corp.Inventors: Ernest Wayne Balch, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Publication number: 20010009779Abstract: One method for packaging at least one circuit chip includes: providing an interconnect layer including insulative material having a first side and a second side, initial metallization patterned on second side metallized portions of the second side and not on second side non-metallized portions of the second side, at least one substrate via extending from the first side to one of the second side metallized portions, and at least one chip via extending from the first side to one of the second side non-metallized portions; positioning the at least one circuit chip on the second side with at least one chip pad of the at least one circuit chip being aligned with the at least one chip via; and patterning connection metallization on selected portions of the first side of the interconnect layer and in the vias so as to extend to the at least one second side metallized portion and to the at least one chip pad.Type: ApplicationFiled: January 25, 2001Publication date: July 26, 2001Inventors: Raymond Albert Fillion, Ernest Wayne Balch, Ronald Frank Kolc, William Edward Burdick, Robert John Wojnarowski, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Patent number: 6242282Abstract: One method for packaging at least one circuit chip includes: providing an interconnect layer including insulative material having a first side and a second side, initial metallization patterned on second side metallized portions of the second side and not on second side non-metallized portions of the second side, at least one substrate via extending from the first side to one of the second side metallized portions, and at least one chip via extending from the first side to one of the second side non-metallized portions; positioning the at least one circuit chip on the second side with at least one chip pad of the at least one circuit chip being aligned with the at least one chip via; and patterning connection metallization on selected portions of the first side of the interconnect layer and in the vias so as to extend to the at least one second side metallized portion and to the at least one chip pad.Type: GrantFiled: October 4, 1999Date of Patent: June 5, 2001Assignee: General Electric CompanyInventors: Raymond Albert Fillion, Ernest Wayne Balch, Ronald Frank Kolc, William Edward Burdick, Jr., Robert John Wojnarowski, Leonard Richard Douglas, Thomas Bert Gorczyca
-
Patent number: 6040226Abstract: A method is provided for the manufacture of precision electronic components such as resistors, inductors, and capacitors on a polymer or ceramic surface. The electronic components can be deposited and trimmed to precise or matched values without having precise depositions of all of the pre-patterned materials. Thin film electronic components are deposited on a surface, parameter values are measured or estimated, a correction offset file is generated, and the components are trimmed using adaptive lithography to a very close tolerance. A computer program can be used to enable the adjustment of electronic components by techniques such as changing the physical length of an inductor coil or resistor lead, or by changing a capacitor plate area.Type: GrantFiled: October 23, 1998Date of Patent: March 21, 2000Assignee: General Electric CompanyInventors: Robert John Wojnarowski, James Wilson Rose, Ernest Wayne Balch, Leonard Richard Douglas, Evan Taylor Downey, Michael Gdula
-
Patent number: 5872040Abstract: A method is provided for the manufacture of precision electronic components such as resistors, inductors, and capacitors on a polymer or ceramic surface. The electronic components can be deposited and trimmed to precise or matched values without having precise depositions of all of the pre-patterned materials. Thin film electronic components are deposited on a surface, parameter values are measured or estimated, a correction offset file is generated, and the components are trimmed using adaptive lithography to a very close tolerance. A computer program can be used to enable the adjustment of electronic components by techniques such as changing the physical length of an inductor coil or resistor lead, or by changing a capacitor plate area.Type: GrantFiled: May 27, 1997Date of Patent: February 16, 1999Assignee: General Electric CompanyInventors: Robert John Wojnarowski, James Wilson Rose, Ernest Wayne Balch, Leonard Richard Douglas, Evan Taylor Downey, Michael Gdula
-
Patent number: 5844810Abstract: An adaptive method of providing electrical interconnections for a plurality of feed-through lines each having a respective end extending to at least one substrate surface includes generating an artwork representation for the electrical interconnections using specified feed-through line end positions on the at least one substrate surface. The at least one substrate surface may include a surface of a stack of substrates with at least two substrates having feed-through line ends facing a common direction. Actual positions of the at least two of the feed-through line ends are determined, and a scale factor is estimated using the determined actual positions. Actual positions of others of the feed-through line ends are estimated using the scale factor, and the artwork representation is modified to properly include electrical interconnections to ones of the feed-through line ends which are not in their specified positions.Type: GrantFiled: May 30, 1995Date of Patent: December 1, 1998Assignee: General Electric CompanyInventors: Leonard Richard Douglas, Richard Joseph Saia, Kevin Matthew Durocher