Patents by Inventor Leonid Minz
Leonid Minz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240036596Abstract: A first voltage regulation circuit is coupled to a second voltage regulation circuit. Control circuitry is coupled to the first voltage regulation circuit and the second voltage regulation circuit. The control circuitry determines that a signal criterion is met, and controls application of a voltage signal generated by the second voltage regulation circuit to stabilize a voltage signal generated by the first voltage regulation circuit.Type: ApplicationFiled: July 27, 2022Publication date: February 1, 2024Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11888318Abstract: Sensing circuitry and clock management circuitry provide transient load management. The sensing circuitry detects a voltage, current, and/or activity associated with a system-on-chip (SoC) and determines whether the detected voltage, current, and/or activity meets a threshold. The clock management circuitry generates clocking signals for the SoC and alters a frequency of the generated clocking signals in response to the detected voltage, current, and/or activity meeting the threshold to alter an amount of power consumed by the SoC.Type: GrantFiled: April 7, 2022Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Publication number: 20240028244Abstract: Methods of operating memory systems with input/output expanders for multi-channel status reads (and associated systems and devices) are disclosed herein. In one embodiment, a method comprises receiving, via a controller-side communication channel, a multi-channel status read command at a first interface of an input/output expander. The method further comprises, based at least in part on receiving the multi-channel status read command, (a) transmitting, via a second interface of the input/output expander, a status read command to logical units over each of two or more memory-side channels; (b) receiving, at the second interface, status read data from the logical units over each memory-side channel of the two or more memory-side channels; and (c) transmitting, via the first interface, the status read data onto the controller-side communication channel.Type: ApplicationFiled: July 25, 2022Publication date: January 25, 2024Inventors: Yoav Weinberg, Nicola Pantaleo, Leonid Minz
-
Publication number: 20230384353Abstract: A voltage tracking circuit includes delay line blocks, a phase detector delay line block, phase detection circuitry, and a controller. The controller determines a first voltage based on a quantity of active delay line blocks among the plurality of delay line blocks and determines a second voltage based on information received from the phase detection circuitry. The controller determines a measured value of a voltage provided by the voltage regulator voltage based on the first voltage and the second voltage.Type: ApplicationFiled: May 25, 2022Publication date: November 30, 2023Inventors: Leon Zlotnik, Leonid Minz
-
Patent number: 11815926Abstract: A method includes receiving a respective signal from each of a plurality of respective sensor circuits, wherein each respective signal is indicative of a voltage or a current detected by each of the plurality of respective sensor circuits and performing an operation to determine whether one or more of the received signals meets a criterion. The method further includes generating a voltage management control signal in response to a determination that the one or more of the received signals meets the criterion, transferring the voltage management control signal to a voltage regulator, and generating, by the voltage regulator, a voltage signal in response to receipt of the voltage management control signal.Type: GrantFiled: August 12, 2022Date of Patent: November 14, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Publication number: 20230327444Abstract: Sensing circuitry and clock management circuitry provide transient load management. The sensing circuitry detects a voltage, current, and/or activity associated with a system-on-chip (SoC) and determines whether the detected voltage, current, and/or activity meets a threshold. The clock management circuitry generates clocking signals for the SoC and alters a frequency of the generated clocking signals in response to the detected voltage, current, and/or activity meeting the threshold to alter an amount of power consumed by the SoC.Type: ApplicationFiled: April 7, 2022Publication date: October 12, 2023Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Publication number: 20230299754Abstract: A plurality of flip-flops of an integrated circuit (IC) (e.g., an ASIC) are electrically connected in a predefined series. The scan input gate of any give flip-flop in the predefined series is electrically connected to one of a Q output gate or a Q-bar output gate of an adjacent flip-flop in the predefined series. A reset operation for the IC occurs by feeding a bit string of identical bits (e.g., all zeros) through the scan input gate of a first flip-flop of the plurality of flip-flops to reset the plurality of flip-flops without the need for resetting circuitry and accompanying power savings for the IC.Type: ApplicationFiled: March 16, 2022Publication date: September 21, 2023Inventors: Leon Zlotnik, Leonid Minz, Yoav Weinberg
-
Publication number: 20230289306Abstract: A memory device includes a memory array and processing logic, operatively coupled with the memory array, to perform operations including causing a data burst to be initiated by toggling a logical level of a control pin from a first level corresponding to a data burst inactive mode to a second level corresponding to a data burst active mode, wherein the data burst corresponds to a data transfer across an interface bus, causing the data burst to be suspended by toggling the logical level of the control pin from the second level to a third level corresponding to a data burst suspend mode, and causing the data burst to be resumed by toggling the logical level of the control pin from the third level to the second level.Type: ApplicationFiled: March 9, 2023Publication date: September 14, 2023Inventors: Eric N. Lee, Leonid Minz, Yoav Weinberg, Ali Feiz Zarrin Ghalam, Luigi Pilolli
-
Publication number: 20230290426Abstract: An example method for scan-based voltage frequency scaling can include performing a plurality of at-speed scan operation on a system on chip (SoC) at a plurality of respective voltage values. The example method can include entering data gathered from at least one of the plurality of at-speed scan operations into a database. The entered data is associated with the respective plurality of voltage value. The example method can include determining a particular voltage value of the respective plurality of voltage values at which a parameter of the SoC reaches a threshold. The example method can include indicating the determined particular voltage in the database. The indicated determined particular voltage in the database can be used for performing one or more operations using the SoC.Type: ApplicationFiled: March 11, 2022Publication date: September 14, 2023Inventors: Leon Zlotnik, Leonid Minz, Yoav Weinberg
-
Publication number: 20230289307Abstract: Operations include monitoring a logical level of a first pin of the plurality of pins while a data burst is active, wherein the first pin is associated with at least one of a read enable signal or a data strobe signal, determining whether a period of time during which the logical level of the first pin is held at a first logical level satisfies a threshold condition, in response to determining that the period of time satisfies the threshold condition, continuing to monitor the logical level of the first pin, determining whether the logical level of the first pin changed from the first logical level to a second logical level, and in response to determining that the logical level of the first pin changed from the first logical to the second logical level, causing warmup cycles to be performed.Type: ApplicationFiled: March 9, 2023Publication date: September 14, 2023Inventors: Eric N. Lee, Leonid Minz, Yoav Weinberg, Ali Feiz Zarrin Ghalam, Luigi Pilolli
-
Publication number: 20230283386Abstract: Clock enable signals are collected and summed. The number of simultaneously enabled clock enable signals can represent switching activity within a system and can be used as an indicator for power management, noise management, etc. of such a system. Digital switching activity sensing include performance of an operation to sum a quantity of open clock gates associated with a plurality of latches that are grouped into multiple subsets of latches. An activity indication is generated based, at least in part, on a result of the operation to sum the quantity of open clock gates associated with the plurality of latches.Type: ApplicationFiled: October 14, 2022Publication date: September 7, 2023Inventors: Leon Zlotnik, Leonid Minz, Pranjal Chauhan
-
Patent number: 11747843Abstract: Aspects of the present disclosure are directed to voltage drop compensation for power supplies. One method includes sensing each voltage, via a voltage sensor, of a plurality of voltages from different areas of circuit components prior to the voltage reaching a voltage regulator, receiving, at a voltage manager, a sensed voltage magnitude from the voltage sensor for at least one of the plurality of voltages, receiving, at a voltage manager, data for a number of characteristics of the circuitry components, and selecting a correction voltage to be provided to the voltage regulator based on the sensed voltage magnitude from the voltage sensor for the at least one of the plurality of voltages and data for at least one of the characteristics of the circuitry components.Type: GrantFiled: April 11, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11747842Abstract: Aspects of the present disclosure are directed to multi-referenced power supplies. One method includes sensing each voltage, via a voltage sensor, of plurality of voltages from different areas of circuit components prior to the voltage reaching a voltage regulator, receiving, at a voltage manager, a sensed voltage magnitude from the voltage sensor, and selecting a feedback voltage to be provided to the voltage regulator based on the sensed voltage magnitude from the voltage sensor for the at least one of the plurality of voltages.Type: GrantFiled: April 11, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11733274Abstract: A voltage sensing circuit includes voltage regulators, oscillator circuits, delay circuits, and a detector circuit. The detector circuit detects characteristics of signaling received from a first oscillator circuit and characteristics of signaling received from a second oscillator circuit. The detector circuit compares the detected characteristics of the signaling from the first oscillator circuit and the second oscillator circuit to determine whether the detected characteristics from the first oscillator circuit and the second oscillator circuit meet a particular criterion for providing voltage manipulation for the voltage sensing circuit.Type: GrantFiled: March 28, 2022Date of Patent: August 22, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11705173Abstract: Memory units are accessed using address bits. The address bits used to access memory units can have various formats. The address bits to access successive locations that are to be sequentially accessed can have a reduced Hamming distance binary code format to reduce a quantity of toggling to switch from one set of address bits to another set of address bits.Type: GrantFiled: March 4, 2022Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz
-
Patent number: 11513976Abstract: The present disclosure generally relates to a method and device for accessing more dies per channel in a data storage device. Each flash interface module (FIM) can have any number of bus multiplexers coupled thereto, and each bus multiplexer can have any number of memory devices coupled thereto. The bus multiplexers can be connected in series or in parallel to the FIM. The individual bus multiplexers can be addressed by a chip enable (CE) command that identifies the specific bus multiplexer as well as the specific memory device of the specific bus multiplexer. The information in the CE command allows more dies per channel without creating signal interference (SI) or limiting transmission performance.Type: GrantFiled: March 31, 2020Date of Patent: November 29, 2022Assignee: Western Digital Technologies, Inc.Inventors: Dmitry Vaysman, Hanan Borukhov, Leonid Minz, Ron Tsechanski
-
Patent number: 11188251Abstract: A method of accessing a storage device, including receiving, by a controller of the storage device, a host-write transaction directed to a memory space defined within the controller. The controller then classifies the host-write transaction based on a type of the host-write transaction to generate a classified transaction, and generates parity data based on the classified transaction. The controller stores data associated with the host-write transaction and the parity data in a memory of the controller. The method includes determining a destination address of the classified transaction and classifying, based on the destination address. Generating the parity data includes determining an allocated block size associated with the destination address and generating the parity data based on the allocated block size. The allocated block size varies based on the destination address.Type: GrantFiled: October 24, 2019Date of Patent: November 30, 2021Assignee: Western Digital Technologies, Inc.Inventors: Shay Benisty, Leonid Minz
-
Publication number: 20210303484Abstract: The present disclosure generally relates to a method and device for accessing more dies per channel in a data storage device. Each flash interface module (FIM) can have any number of bus multiplexers coupled thereto, and each bus multiplexer can have any number of memory devices coupled thereto. The bus multiplexers can be connected in series or in parallel to the FIM. The individual bus multiplexers can be addressed by a chip enable (CE) command that identifies the specific bus multiplexer as well as the specific memory device of the specific bus multiplexer. The information in the CE command allows more dies per channel without creating signal interference (SI) or limiting transmission performance.Type: ApplicationFiled: March 31, 2020Publication date: September 30, 2021Inventors: Dmitry VAYSMAN, Hanan BORUKHOV, Leonid MINZ, Ron TSECHANSKI
-
Patent number: 10949256Abstract: A controller includes one or more hardware components for performing operations, an interconnect, and a plurality of processors connected to the one or more hardware components through the interconnect. Each processor of the plurality of processors is configured to perform multithreading to concurrently handle multiple threads of execution, and assign a different thread identifier or master ID value to each concurrently handled thread of execution. An instruction is generated for a hardware component by executing a thread of the concurrently handled threads of execution. The instruction includes the thread identifier or indicates the master ID value assigned to the thread. The generated instruction is sent to the hardware component through the interconnect.Type: GrantFiled: February 6, 2019Date of Patent: March 16, 2021Assignee: Western Digital Technologies, Inc.Inventors: Shay Benisty, Leonid Minz, Tal Sharifie
-
Patent number: 10838636Abstract: The present disclosure describes technologies and techniques for use by a data storage controller—such as a non-volatile memory (NVM) controller—to adaptively and hierarchically scale clock signals distributed to its internal components. In various examples described herein, the data storage controller is configured to downscale the internal clocks of the controller for all processing sub-blocks that are in an Active Idle state (or in similar idle states where a component is active but has no tasks to perform). When an entire hierarchy of components is idle, the clock signal applied to the entire hierarchy is downscaled. By downscaling the clock for an entire hierarchy of components, power consumed by the corresponding clock tree is also reduced. In specific examples, clock signals are downscaled by a factor of thirty-two to reduce power consumption. NVMe examples are provided herein.Type: GrantFiled: May 18, 2018Date of Patent: November 17, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Shay Benisty, Tal Sharifie, Leonid Minz