Patents by Inventor Leslie D. Kohn
Leslie D. Kohn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7865667Abstract: In one embodiment, a processor is provided. The processor includes at least two cores, where each of the cores include a first level cache memory. Each of the cores are multi-threaded. In another embodiment, each of the cores includes four threads. In another embodiment a crossbar is included. A plurality of cache bank memories in communication with the at cores through the crossbar is provided. Each of the plurality of cache bank memories are in communication with a main memory interface. In another embodiment a buffer switch core in communication with each of the plurality of cache bank memories is also included. A server and a method for optimizing the utilization of a multithreaded processor core are also provided.Type: GrantFiled: March 14, 2007Date of Patent: January 4, 2011Assignee: Oracle America, Inc.Inventors: Leslie D. Kohn, KunIe A. Olukotun, Michael K. Wong
-
Patent number: 7822117Abstract: A method for video encoding is disclosed. The method generally includes the steps of (A) dividing a plurality of first macroblocks into at least two classes based on a plurality of first statistics, (B) measuring a respective number of bits used to encode the first macroblocks within each of the classes and (C) based on the measuring in step B, determining a quantization level in at least one of a plurality of second macroblocks that have yet to be encoded.Type: GrantFiled: September 30, 2005Date of Patent: October 26, 2010Assignee: Ambarella, Inc.Inventors: Elliot N. Linzer, Leslie D. Kohn
-
Publication number: 20100157103Abstract: A camera system and a method for zooming the camera system is disclosed. The method generally includes the steps of (A) generating an electronic image by sensing an optical image received by the camera, the sensing including electronic cropping to a window size to establish an initial resolution for the electronic image, (B) generating a final image by decimating the electronic image by a decimation factor to a final resolution smaller than the initial resolution and (C) changing a zoom factor for the final image by adjusting both of the decimation factor and the window size.Type: ApplicationFiled: March 3, 2010Publication date: June 24, 2010Inventors: Didier LeGall, Leslie D. Kohn, Elliot N. Linzer
-
Patent number: 7688364Abstract: A camera system and a method for zooming the camera system is disclosed. The method generally includes the steps of (A) generating an electronic image by sensing an optical image received by the camera, the sensing including electronic cropping to a window size to establish an initial resolution for the electronic image, (B) generating a final image by decimating the electronic image by a decimation factor to a final resolution smaller than the initial resolution and (C) changing a zoom factor for the final image by adjusting both of the decimation factor and the window size.Type: GrantFiled: December 10, 2004Date of Patent: March 30, 2010Assignee: Ambarella, Inc.Inventors: Didier LeGall, Leslie D. Kohn, Elliot N. Linzer
-
Patent number: 7675550Abstract: A method for processing a source frame is disclosed. The method generally includes the steps of (A) generating an intermediate frame by digitally processing the source frame, wherein the intermediate frame has an intermediate resolution and has an intermediate color space, (B) generating a video frame by down-sampling the intermediate frame, wherein the video frame has a video resolution lower than the intermediate resolution and has a video color space different than the intermediate color space, (C) generating a video stream by compressing the video frame with a video encoding technique and (D) generating a still picture by formatting the intermediate frame with a picture formatting technique, wherein (i) the still picture has the intermediate resolution and (ii) generating the still picture occurs substantially simultaneously with generating the video stream.Type: GrantFiled: April 28, 2006Date of Patent: March 9, 2010Assignee: Ambarella, Inc.Inventors: Elliot N. Linzer, Leslie D. Kohn, Chi Hong John Ju
-
Patent number: 7536487Abstract: An apparatus generally having an internal memory and an external transfer circuit is disclosed. The internal memory may be disposed on a chip and may contain at least one first buffer for storing a subset of at least one reference frame (i) suitable for motion compensation and (ii) stored in an external memory off the chip. A size of the at least one first buffer generally exceeds one row of blocks in the reference frame. The external transfer circuit may be disposed on the chip and configured to transfer the subset from the external memory to the internal memory.Type: GrantFiled: March 11, 2005Date of Patent: May 19, 2009Assignee: Ambarella, Inc.Inventor: Leslie D. Kohn
-
Patent number: 7392399Abstract: A method and system of processing a cryptographic packet includes receiving a first cryptographic packet in a host CPU. A first set of data required to execute the first cryptographic packet is identified. The first cryptographic packet and the required first set of data is transferred to a cryptographic co-processor. The first cryptographic packet is executed in the cryptographic co-processor. The host CPU is notified that the execution of the first cryptographic packet is complete. The executed first cryptographic packet is received in the host CPU.Type: GrantFiled: May 5, 2003Date of Patent: June 24, 2008Assignee: Sun Microsystems, Inc.Inventors: Gregory F. Grohoski, Paul J. Jordan, Michael K. Wong, Leslie D. Kohn
-
Patent number: 7248585Abstract: In one embodiment, a method for efficiently classifying packets for a multi-processor/mutli-thread environment is provided. The method initiates with receiving a packet. Then, header information is extracted form the received packet. Next, a first hash value is calculated. Then, a field of interest in a lookup table is determined from the first hash value. Next, a second hash value is calculated. Then, the second hash value is compared to stored hash values in the field of interest of the lookup table to determine a match between the second hash value and one of the values in the field of interest of the lookup table. If there is a match, the received packet is transmitted to a processor corresponding to the one of the values in the row location of the lookup table. A network interface card and a system for efficiently classifying packets in a multicore/multithread environment are also provided.Type: GrantFiled: October 16, 2002Date of Patent: July 24, 2007Assignee: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Michael K. Wong
-
Patent number: 7209996Abstract: In one embodiment, a processor is provided. The processor includes at least two cores, where each of the cores include a first level cache memory. Each of the cores are multi-threaded. In another embodiment, each of the cores includes four threads. In another embodiment a crossbar is included. A plurality of cache bank memories in communication with the at cores through the crossbar is provided. Each of the plurality of cache bank memories are in communication with a main memory interface. In another embodiment a buffer switch core in communication with each of the plurality of cache bank memories is also included. A server and a method for optimizing the utilization of a multithreaded processor core are also provided.Type: GrantFiled: October 16, 2002Date of Patent: April 24, 2007Assignee: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Kunle A. Olukotun, Michael K. Wong
-
Patent number: 6938119Abstract: A system and method for limiting power consumption of a computer memory system. The system and method includes selecting a memory access rate. The selected memory access rate corresponds to a desired average memory power consumption rate. A first time interval is started as a current time interval. A memory system is accessed. If the memory access rate has not been exceeded, then the access is applied to the memory system. Alternatively, if the memory access rate has been exceeded, then the access is delayed until the current time interval has expired and a subsequent time interval is started as the current time interval and the access is applied to the memory system.Type: GrantFiled: October 18, 2002Date of Patent: August 30, 2005Assignee: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Kunle A. Olukotun, Michael K. Wong
-
Patent number: 6901491Abstract: In one embodiment, a server is provided. The server includes multiple application processor chips. Each of the multiple application processor chips includes multiple processing cores. Multiple memories corresponding to the multiple processor chips are included. The multiple memories are configured such that one processor chip is associated with one memory. A plurality of fabric chips enabling each of the multiple application processor chips to access any of the multiple memories are included. The data associated with one of the multiple application processor chips is stored across each of the multiple memories. In one embodiment, the application processor chips include a remote direct memory access (RDMA) and striping engine. The RDMA and striping engine is configured to store data in a striped manner across the multiple memories. A method for allowing multiple processors to exchange information through horizontal scaling is also provided.Type: GrantFiled: October 16, 2002Date of Patent: May 31, 2005Assignee: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Michael K. Wong
-
Publication number: 20040225885Abstract: A method and system of processing a cryptographic packet includes receiving a first cryptographic packet in a host CPU. A first set of data required to execute the first cryptographic packet is identified. The first cryptographic packet and the required first set of data is transferred to a cryptographic co-processor. The first cryptographic packet is executed in the cryptographic co-processor. The host CPU is notified that the execution of the first cryptographic packet is complete. The executed first cryptographic packet is received in the host CPU.Type: ApplicationFiled: May 5, 2003Publication date: November 11, 2004Applicant: Sun Microsystems, IncInventors: Gregory F. Grohoski, Paul J. Jordan, Michael K. Wong, Leslie D. Kohn
-
Publication number: 20030105907Abstract: A system and method includes a server that includes a processor and a memory system coupled that are coupled to a bus system. A network interface is coupled to the processor and an egress buffer is coupled to the processor and the network interface by an egress bus.Type: ApplicationFiled: October 17, 2002Publication date: June 5, 2003Applicant: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Michael K. Wong
-
Publication number: 20030097518Abstract: In one embodiment, a server is provided. The server includes multiple application processor chips. Each of the multiple application processor chips includes multiple processing cores. Multiple memories corresponding to the multiple processor chips are included. The multiple memories are configured such that one processor chip is associated with one memory. A plurality of fabric chips enabling each of the multiple application processor chips to access any of the multiple memories are included. The data associated with one of the multiple application processor chips is stored across each of the multiple memories. In one embodiment, the application processor chips include a remote direct memory access (RDMA) and striping engine. The RDMA and striping engine is configured to store data in a striped manner across the multiple memories. A method for allowing multiple processors to exchange information through horizontal scaling is also provided.Type: ApplicationFiled: October 16, 2002Publication date: May 22, 2003Applicant: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Michael K. Wong
-
Publication number: 20030093614Abstract: A system and method for limiting power consumption of a computer memory system. The system and method includes selecting a memory access rate. The selected memory access rate corresponds to a desired average memory power consumption rate. A first time interval is started as a current time interval. A memory system is accessed. If the memory access rate has not been exceeded, then the access is applied to the memory system.Type: ApplicationFiled: October 18, 2002Publication date: May 15, 2003Applicant: SUN MicrosystemsInventors: Leslie D. Kohn, Kunle A. Olukotun, Michael K. Wong
-
Publication number: 20030088610Abstract: In one embodiment, a processor is provided. The processor includes at least two cores, where each of the cores include a first level cache memory. Each of the cores are multi-threaded. In another embodiment, each of the cores includes four threads. In another embodiment a crossbar is included. A plurality of cache bank memories in communication with the at cores through the crossbar is provided. Each of the plurality of cache bank memories are in communication with a main memory interface. In another embodiment a buffer switch core in communication with each of the plurality of cache bank memories is also included. A server and a method for optimizing the utilization of a multithreaded processor core are also provided.Type: ApplicationFiled: October 16, 2002Publication date: May 8, 2003Applicant: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Kunle A. Olukotun, Michael K. Wong
-
Publication number: 20030081615Abstract: In one embodiment, a method for efficiently classifying packets for a multi-processor/mutli-thread environment is provided. The method initiates with receiving a packet. Then, header information is extracted form the received packet. Next, a first hash value is calculated. Then, a field of interest in a lookup table is determined from the first hash value. Next, a second hash value is calculated. Then, the second hash value is compared to stored hash values in the field of interest of the lookup table to determine a match between the second hash value and one of the values in the field of interest of the lookup table. If there is a match, the received packet is transmitted to a processor corresponding to the one of the values in the row location of the lookup table. A network interface card and a system for efficiently classifying packets in a multicore/multithread environment are also provided.Type: ApplicationFiled: October 16, 2002Publication date: May 1, 2003Applicant: Sun Microsystems, Inc.Inventors: Leslie D. Kohn, Michael K. Wong
-
Publication number: 20030084309Abstract: A microprocessor includes a first processing core, a first cryptographic coprocessor and an integer multiplier unit that is coupled to the first processing core and the first cryptographic co-processor. The first processing core includes an instruction decode unit, an instruction execution unit, a load/store unit. The first cryptographic coprocessor is located on a first die with the first processing core. The first cryptographic co-processor includes a cryptographic control register, a direct memory access engine that is coupled to the load/store unit in the first processing core and a cryptographic memory.Type: ApplicationFiled: October 18, 2002Publication date: May 1, 2003Applicant: SUN MICROSYSTEMS, INC.Inventor: Leslie D. Kohn
-
Patent number: 6512550Abstract: A method of motion compensation using temporal support of multiple fields of video to produce a progressive frame. The moving average of the motion compensated field lines temporally adjacent to the field to be de-interlaced are used, after a non-linear filtering, as the missing lines to complete the progressive video frame.Type: GrantFiled: September 28, 2001Date of Patent: January 28, 2003Assignee: LSI Logic CorporationInventors: Diego P. de Garrido, Kamil Metin Uz, Leslie D. Kohn, Didier LeGall
-
Patent number: 6331874Abstract: An algorithm based on motion compensation uses a temporal support of five fields of video to produce a progressive frame. The moving average of the motion compensated field lines temporally adjacent to the field to be de-interlaced are used, after a non-linear filtering, as the missing lines to complete the progressive video frame.Type: GrantFiled: June 29, 1999Date of Patent: December 18, 2001Assignee: LSI Logic CorporationInventors: Diego P. de Garrido, Kamil Metin Uz, Leslie D. Kohn, Didier LeGall