Abstract: A multi-path audio amplification system that provides an output drive signal to electromechanical output transducers provides improved undistorted headroom, reduced path switching noise, and/or improved frequency response performance. Multiple signal amplification paths receive an audio input signal and have corresponding multiple output stages that have differing output impedances. A mode selector selects an active one of the multiple signal amplification paths is selected to supply the output drive signal. Outputs of the multiple output stages are coupled to the electromechanical transducer to provide the output drive signal and at least one of the multiple signal amplification paths includes an equalization filter for filtering the audio input signal to compensate for phase or gain differences referenced from the input to the outputs of the multiple output stages due to interaction between the differing output impedances and an impedance of the electromechanical transducer.

Abstract: A multi-path audio amplification system that provides an output drive signal to electromechanical output transducers provides improved undistorted headroom, reduced path switching noise, and/or improved frequency response performance. Multiple signal amplification paths receive an audio input signal and have corresponding multiple output stages that have differing output impedances. A mode selector selects an active one of the multiple signal amplification paths is selected to supply the output drive signal. Outputs of the multiple output stages are coupled to the electromechanical transducer to provide the output drive signal and at least one of the multiple signal amplification paths includes an equalization filter for filtering the audio input signal to compensate for phase or gain differences referenced from the input to the outputs of the multiple output stages due to interaction between the differing output impedances and an impedance of the electromechanical transducer.

Abstract: A system may include a digital delta-sigma modulator configured to receive a digital audio input signal and quantize the digital audio input signal into a quantized signal, a filter configured to receive the quantized signal and perform filtering on the quantized signal to generate a filtered quantized signal, the filter having a variable group delay, and a current-mode digital-to-analog converter configured to receive the filtered quantized signal and convert the filtered quantized signal into an equivalent current-mode analog audio signal.

Abstract: A differential output current digital-to-analog converter (IDAC) circuit may include a delta-sigma modulator configured to receive a digital input signal, a control circuit responsive to the delta-sigma modulator configured to perform a DAC decode operation, a plurality of DAC elements responsive to the DAC decode operation, the plurality of DAC elements configured to, in concert, generate a differential output current signal based on the digital input signal to a load coupled to a pair of output terminals of the IDAC, and an output impedance coupled between the pair of output terminals such that the output impedance is in parallel with the load.

Abstract: A system may include a current digital-to-analog converter (IDAC) configured to convert a digital input signal into an output current signal and a switched-mode power supply configured to provide electrical energy in the form of a supply voltage to the IDAC for operation of the IDAC, the switched-mode power supply configured to track a voltage signal derived from the digital input current signal and generate the supply voltage based on the voltage signal and a voltage headroom above the voltage signal.

Abstract: A method of determining a phase misalignment between a first signal generated from a first signal path and a second signal generated from a second signal path may include obtaining multiple samples of the first signal proximate to when the first signal crosses zero wherein the first signal can be approximated as linear; obtaining multiple samples of the second signal proximate to when the second signal crosses zero wherein the first signal can be approximated as linear; based on the multiple samples of the first signal, approximating a first time at which the first signal crosses zero; based on the multiple samples of the second signal, approximating a second time at which the second signal crosses zero; and determining the phase misalignment between the first signal and the second signal based on a difference between the first time and the second time.

Abstract: A differential output current digital-to-analog (IDAC) circuit may include a delta-sigma modulator configured to receive a digital input signal, a control circuit responsive to the delta-sigma modulator configured to perform a DAC decode operation, a plurality of DAC elements responsive to the DAC decode operation, the plurality of DAC elements configured to, in concert, generate a differential output current signal based on the digital input signal to a load coupled to a pair of output terminals of the IDAC, and a plurality of warming switches, each warming switch coupled to a respective bias transistor of a respective DAC element of the plurality of DAC elements, wherein the control circuit may further be configured to selectively control each such warming switch in order to selectively de-bias and bias a respective bias transistor of such warming switch when a respective DAC element of the respective bias transistor is output-disabled from generating the differential output current signal.

Abstract: A system may include a current digital-to-analog converter (IDAC) configured to convert a digital input signal into an output current signal and a switched-mode power supply configured to provide electrical energy in the form of a supply voltage to the IDAC for operation of the IDAC, the switched-mode power supply configured to track a voltage signal derived from the digital input current signal and generate the supply voltage based on the voltage signal and a voltage headroom above the voltage signal.

Abstract: A differential output current digital-to-analog (IDAC) circuit may include a delta-sigma modulator configured to receive a digital input signal, a control circuit responsive to the delta-sigma modulator configured to perform a DAC decode operation, a plurality of DAC elements responsive to the DAC decode operation, the plurality of DAC elements configured to, in concert, generate a differential output current signal based on the digital input signal to a load coupled to a pair of output terminals of the IDAC, and a plurality of warming switches, each warming switch coupled to a respective bias transistor of a respective DAC element of the plurality of DAC elements, wherein the control circuit may further be configured to selectively control each such warming switch in order to selectively de-bias and bias a respective bias transistor of such warming switch when a respective DAC element of the respective bias transistor is output-disabled from generating the differential output current signal.

Abstract: A differential output current digital-to-analog (IDAC) circuit may include a delta-sigma modulator configured to receive a digital input signal, a control circuit responsive to the delta-sigma modulator configured to perform a DAC decode operation, a plurality of DAC elements responsive to the DAC decode operation, the plurality of DAC elements configured to, in concert, generate a differential output current signal based on the digital input signal to a load coupled to a pair of output terminals of the IDAC, and an output impedance coupled between the pair of output terminals such that the output impedance is in parallel with the load.

Abstract: A system may include a modulator configured to generate a modulated data stream of samples from an input signal wherein each value of data in the modulated data stream when encoded is represented by a multi-bit code, wherein the modulator comprises a quantizer configured to quantize the modulated data stream from the input signal and feed back the modulated data stream as a feedback signal to an input of the modulator and a memory configured to store one or more samples of the modulated data stream. The system may also include an encoder configured to generate a synchronized serialized code stream from the modulated data stream. The quantizer may be configured to, based on the one or more samples of the modulated data stream stored in the memory, constrain the modulated data stream such that a synchronization state of the synchronized serialized code stream generated by the encoder is determinable based on the synchronized serialized code stream.

Abstract: A system may include a digital delta-sigma modulator configured to receive a digital audio input signal and quantize the digital audio input signal into a quantized signal, a filter configured to receive the quantized signal and perform filtering on the quantized signal to generate a filtered quantized signal, the filter having a variable group delay, and a current-mode digital-to-analog converter configured to receive the filtered quantized signal and convert the filtered quantized signal into an equivalent current-mode analog audio signal.

Abstract: A delta-sigma modulator may include a loop filter having a loop filter input configured to receive an input signal and generate an intermediate signal responsive to the input signal and a near-zero asymmetric quantizer configured to quantize the intermediate signal into a quantized output signal which is fed back as an input to the loop filter such that the quantized output signal has a plurality of quantization levels, wherein the plurality of quantization levels are asymmetric to zero.

Abstract: A system may include a modulator configured to generate a modulated data stream of samples from an input signal wherein each value of data in the modulated data stream when encoded is represented by a multi-bit code, wherein the modulator comprises a quantizer configured to quantize the modulated data stream from the input signal and feed back the modulated data stream as a feedback signal to an input of the modulator and a memory configured to store one or more samples of the modulated data stream. The system may also include an encoder configured to generate a synchronized serialized code stream from the modulated data stream. The quantizer may be configured to, based on the one or more samples of the modulated data stream stored in the memory, constrain the modulated data stream such that a synchronization state of the synchronized serialized code stream generated by the encoder is determinable based on the synchronized serialized code stream.

Abstract: A system may include a filter configured to receive a digital audio input signal quantized at between two and 257 quantization levels and sampled at at least 500 kilohertz, the filter further configured to perform filtering on the digital audio input signal to generate a filtered digital audio input signal, the filter having a selectable variable group delay, a digital-to-analog converter configured to receive the filtered digital audio input signal and convert the filtered digital audio input signal into an equivalent analog audio input signal, and a driver configured to receive the equivalent analog audio input signal and drive an analog audio output signal to a transducer.

Abstract: A delta-sigma modulator may include a loop filter having a loop filter input configured to receive an input signal and generate an intermediate signal responsive to the input signal and a near-zero asymmetric quantizer configured to quantize the intermediate signal into a quantized output signal which is fed back as an input to the loop filter such that the quantized output signal has a plurality of quantization levels, wherein the plurality of quantization levels are asymmetric to zero.

Abstract: A method of determining a phase misalignment between a first signal generated from a first signal path and a second signal generated from a second signal path may include obtaining multiple samples of the first signal proximate to when the first signal crosses zero wherein the first signal can be approximated as linear; obtaining multiple samples of the second signal proximate to when the second signal crosses zero wherein the first signal can be approximated as linear; based on the multiple samples of the first signal, approximating a first time at which the first signal crosses zero; based on the multiple samples of the second signal, approximating a second time at which the second signal crosses zero; and determining the phase misalignment between the first signal and the second signal based on a difference between the first time and the second time.