Patents by Inventor Li-Jau Yang
Li-Jau Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160337121Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.Type: ApplicationFiled: August 24, 2014Publication date: November 17, 2016Inventors: Li-Jau Yang, Daniel C. Biederman
-
Publication number: 20140362988Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.Type: ApplicationFiled: August 24, 2014Publication date: December 11, 2014Inventors: Li-Jau Yang, Daniel C. Biederman
-
Patent number: 8843735Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.Type: GrantFiled: April 1, 2010Date of Patent: September 23, 2014Assignee: Cisco Technology, Inc.Inventors: Li-Jau Yang, Daniel C. Biederman
-
Patent number: 7860120Abstract: A plurality of virtual paths in a network interface between a host port and a network port are managed according to respective priorities using dynamic buffer allocation. Thus, multiple levels of quality of service are supported through a single physical network port. Variant processes are applied for handling packets which have been downloaded to a network interface, prior to transmission onto the network. The network interface also includes memory used as a transmit buffer, that stores data packets received from the host computer on the first port, and provides data to the second port for transmission on the network. A control circuit in the network interface manages the memory as a plurality of first-in-first-out FIFO queues having respective priorities. Logic places a packet received from the host processor into one of the plurality of FIFO queues according to a quality of service parameter associated with the packets.Type: GrantFiled: July 27, 2001Date of Patent: December 28, 2010Assignee: Hewlett-Packard CompanyInventors: Chi-Lie Wang, Li-Jau Yang, Kap Soh, Chin-Li Mou
-
Publication number: 20100191956Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.Type: ApplicationFiled: April 1, 2010Publication date: July 29, 2010Applicant: CISCO TECHNOLOGY, INC.Inventors: Li-Jau Yang, Daniel C. Biederman
-
Patent number: 7711948Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.Type: GrantFiled: September 30, 2003Date of Patent: May 4, 2010Assignee: Cisco Technology, Inc.Inventors: Li-Jau Yang, Daniel C. Biederman
-
Publication number: 20080212507Abstract: A system and method set up a beacon group for both wired and wireless UWB nodes along a single superframe with a single time frequency code and then transmits data between the wired and wireless nodes per the single superframe and time frequency code.Type: ApplicationFiled: February 20, 2008Publication date: September 4, 2008Inventors: Li-Jau Yang, Hung C. Nguyen
-
Patent number: 7313686Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and an crypto engine coupled to the digital circuitry.Type: GrantFiled: September 30, 2003Date of Patent: December 25, 2007Assignee: Cisco Technology, Inc.Inventors: Daniel C. Biederman, Li-Jau Yang
-
Patent number: 6970921Abstract: A plurality of virtual paths in a network interface between a host port and a network port are managed according to respective priorities. Thus, multiple levels of quality of service are supported through a single physical network port. Variant processes are applied for handling packets which have been downloaded to a network interface, prior to transmission onto the network. The network interface also includes memory used as a transmit buffer, that stores data packets received from the host computer on the first port, and provides data to the second port for transmission on the network. A control circuit in the network interface manages the memory as a plurality of first-in-first-out FIFO queues having respective priorities. Logic places a packet received from the host processor into one of the plurality of FIFO queues according to a quality of service parameter associated with the packets. Logic transmits the packets in the plurality of FIFO queues according to respective priorities.Type: GrantFiled: July 27, 2001Date of Patent: November 29, 2005Assignee: 3Com CorporationInventors: Chi-Lie Wang, Li-Jau Yang, Kap Soh, Chin-Li Mou
-
Patent number: 6963921Abstract: A hardware packet accelerator parses incoming packets to retrieve header data for building a frame status and for verifying the incoming packets are part of an established connection with a host. The accelerator includes a connection database that allows retrieval of connection information based on an index constructed from a hashed TCP connection address. The frame status comprises information needed to perform packet re-assembly and is stored in a memory that is local (directly accessible) by a processing device that performs the packet re-assembly. Among other advantages, the processing device does not need to read packet header data from a packet buffer, saving large amounts of header data retrieval time.Type: GrantFiled: February 16, 2001Date of Patent: November 8, 2005Assignee: 3Com CorporationInventors: Li-Jau Yang, Chi-Lie Wang, Kap Soh, Chin-Li Mou
-
Publication number: 20050071628Abstract: An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.Type: ApplicationFiled: September 30, 2003Publication date: March 31, 2005Inventors: Li-Jau Yang, Daniel Biederman
-
Patent number: 6851080Abstract: An automatic scan test enable signal assertion system and method responds to transitions in signals communicated via selected pins that are not dedicated solely to testing operations. Pins are utilized to communicate a trigger signal and a stage progression signal. The trigger signal provides an indication to initiate a scan test enable signal assertion or deassertion and the stage progression signal controls the progress of the scan test enable activation or deactivation initiation. A scan test enable trigger sensing component provides an assertion or deassertion notification when logical values of a trigger signal captured during multiple stages provide an indication to begin a scan test enable signal assertion or deassertion. A staging component advances the logical values through stages in accordance with a progression signal and issues an asserted or deasserted scan test enable signal based upon the assertion or deassertion notification from the scan test enable trigger sensing component.Type: GrantFiled: August 5, 1999Date of Patent: February 1, 2005Assignee: 3Com CorporationInventors: Richard L. Traber, Li-Jau Yang
-
Patent number: 6546496Abstract: A system and method for managing power consumption on a network interface card involves connecting constantly running clocks to a small amount of logic on the network interface card. The logic is used to monitor activity on the network interface card, and in response to events enable the clocks for functional blocks within the chip, on an as needed basis. Through dynamically controlled clocks, power consumption can be reduced significantly, and the network interface card remains in a state that is able to react efficiently to external events related to transmission of packets, reception of packets and functions related to the management of the network interface.Type: GrantFiled: February 16, 2000Date of Patent: April 8, 2003Assignee: 3Com CorporationInventors: Chi-Lie Wang, Li-Jau Yang
-
Patent number: 6526446Abstract: Hardware only transmission control protocol segmentation for a high performance network interface card. Specifically, one embodiment of the present invention includes a circuit for implementing transmission control protocol (TCP) segmentation. The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. Furthermore, the circuit also includes a data download circuit coupled to the segmentation circuit to receive the frame segment descriptors. Specifically, the data download circuit retrieves the data from a memory. Moreover, the circuit includes a medium access control circuit coupled to the data download circuit to receive the data in a frame segment.Type: GrantFiled: April 27, 1999Date of Patent: February 25, 2003Assignee: 3Com CorporationInventors: Li-Jau Yang, Rich Traber, Chi-Le Wang
-
Patent number: 6327625Abstract: Support for priority and IP security packets, and other protocols at the network interface level and in conjunction with FIFO-based packet buffers is provided by allowing out of order processing of certain packets in the FIFO. The optimized character of FIFO for sequential transfer is maintained, while particular types of packets are processed out of order to achieve minimum latency and maximum data security in an intelligent network interface card. A buffer stores data packets in an order of receipt. Logic is included in the network interface to transfer packets out of the buffer according to the order of receipt, and according to the respective packet types so that packets having a particular packet type are transferred out of the order of receipt relative to packets having other packet types.Type: GrantFiled: November 30, 1999Date of Patent: December 4, 2001Assignee: 3Com CorporationInventors: Chi-Lie Wang, Li-Jau Yang, Ngo Thanh Ho