Abstract: The present disclosure discloses a memory access interface device. A data processing circuit receives a data signal including 2M pieces of data from a memory device. A sampling clock generation circuit receives a data strobe signal from the memory device to generate a valid data strobe signal having P valid strobe pulses and further generate a sampling clock signal accordingly, in which P is larger than M. A sampling circuit samples the data signal according to the sampling clock signal to generate sampling results. A control circuit determines valid sampling results according to a time difference between the valid data strobe signal and the data signal and outputs valid data generated according to the valid sampling results as a read data signal to a memory access controller.

Abstract: The present disclosure discloses a memory access interface device. A data processing circuit receives a data signal including 2M pieces of data from a memory device. A sampling clock generation circuit receives a data strobe signal from the memory device to generate a valid data strobe signal having P valid strobe pulses and further generate a sampling clock signal accordingly, in which P is larger than M. A sampling circuit samples the data signal according to the sampling clock signal to generate sampling results. A control circuit determines valid sampling results according to a time difference between the valid data strobe signal and the data signal and outputs valid data generated according to the valid sampling results as a read data signal to a memory access controller.

Abstract: A method of replacing an original server in a network by a new server is disclosed. Each of the original server and the new server includes at least a baseboard management controller (BMC). The BMC can generate a set of data including at least one configuration data relating to a hardware of the original server. Further, the BMC of the original server can configure at least one hardware of the original server according to the set of data, the new server, and configure at least one hardware of the new server according to the set of data.

Abstract: A method of setting up a cloud cluster is disclosed as providing at least one compute node with a baseboard management controller (BMC), the BMC of the compute node receiving secured information and using the secured information to establish communication with a cloud controller. Upon establishing the communication, the compute node then receives a cloud operating system (OS) image from the cloud controller via the BMC of the compute node. Finally, the cloud OS image is written to a host system in the compute node. A compute node is also disclosed.

Abstract: A method for recovering data on a failed storage device includes detecting that a first storage device has a failure, creating a simulated management module where the simulated management module linked with a second storage device, writing a replica of at least some of the data as stored in the first storage device to a second storage device, creating a permanent management module and deleting the simulated management module.

Abstract: A method of replacing an original server 202 in a network by a new server 204, each of the original server and the new server including at least a baseboard management controller (BMC) 206, 218, is disclosed as including generating a set of data including at least one configuration data relating to a hardware of the original server, the BMC of the original server configuring at least one hardware of the original server according to the set of data, and booting the new server and configuring at least one hardware of the new server according to the set of data.

Abstract: A method of setting up a cloud cluster is disclosed as providing at least one compute node with a baseboard management controller (BMC), the BMC of the compute node receiving secured information and using the secured information to establish communication with a cloud controller. Upon establishing the communication, the compute node then receives a cloud operating system (OS) image from the cloud controller via the BMC of the compute node. Finally, the cloud OS image is written to a host system in the compute node. A compute node is also disclosed.

Abstract: A clock circuit has a clock input terminal, a first clock output terminal, and a second clock output terminal. The clock circuit includes a pulse width adjustment module, a sampling module, a comparing module, and a differential signal converting module. A differential input terminal is electrically connected to a pulse width output terminal of the pulse width adjustment module. A positive differential signal output terminal and a negative differential signal output terminal are electrically connected to the first clock output terminal of the clock circuit and the second clock output terminal to output two clock signals with a phase difference of 180 degrees, respectively. A second input terminal of the sampling module is electrically connected to the second clock output terminal.

Abstract: A clock circuit has a clock input terminal, a first clock output terminal, and a second clock output terminal. The clock circuit includes a pulse width adjustment module, a sampling module, a comparing module, and a differential signal converting module. A differential input terminal is electrically connected to a pulse width output terminal of the pulse width adjustment module. A positive differential signal output terminal and a negative differential signal output terminal are electrically connected to the first clock output terminal of the clock circuit and the second clock output terminal to output two clock signals with a phase difference of 180 degrees, respectively. A second input terminal of the sampling module is electrically connected to the second clock output terminal.

Abstract: A method for recovering data on a failed storage device includes detecting that a first storage device has a failure, creating a simulated management module where the simulated management module linked with a second storage device, writing a replica of at least some of the data as stored in the first storage device to a second storage device, creating a permanent management module and deleting the simulated management module.

Abstract: The present invention discloses a DDR4 memory I/O driver including a pre-driver, a pull-up circuit and a pull-down circuit. The pre-driver is coupled between a first high voltage terminal and a low voltage terminal to provide a first and a second pre-driving signals. The pull-up circuit includes: a driving PMOS transistor coupled between a second high voltage terminal and a pull-up resistor, that is coupled to an output pad, to operate according to the first pre-driving signal, in which the second high voltage terminal's voltage is not higher than the first high voltage terminal's voltage. The pull-down circuit includes: a driving NMOS transistor coupled between the low voltage terminal and a cascode NMOS transistor to operate according to the second pre-driving signal; and the cascode NMOS transistor coupled between the driving NMOS transistor and a pull-down resistor, that is coupled to the output pad, to operate according to a bias.

Abstract: A double data rate synchronous dynamic random access memory includes a control circuit and an output driving circuit. The control circuit provides a first voltage, a second voltage, a third voltage and a fourth voltage. The output driving circuit couples to the control circuit and includes a pull-up circuit, a pad and a pull-down circuit. When a voltage of the pad rises from the fourth voltage to the first voltage, a voltage between a drain and a source of a second driving transistor in the pull-down circuit is between the third voltage and the fourth voltage. When a voltage of the pad falls from the first voltage to the fourth voltage, a voltage between a drain and a source of a first driving transistor in the pull-up circuit is between the first voltage and the second voltage.

Abstract: A double data rate synchronous dynamic random access memory includes a control circuit and an output driving circuit. The control circuit provides a first voltage, a second voltage, a third voltage and a fourth voltage. The output driving circuit couples to the control circuit and includes a pull-up circuit, a pad and a pull-down circuit. When a voltage of the pad rises from the fourth voltage to the first voltage, a voltage between a drain and a source of a second driving transistor in the pull-down circuit is between the third voltage and the fourth voltage. When a voltage of the pad falls from the first voltage to the fourth voltage, a voltage between a drain and a source of a first driving transistor in the pull-up circuit is between the first voltage and the second voltage.

Abstract: A phase interpolator, multi-phase interpolation device, interpolated clock generating method and multi-phase clock generating method is related to a phase interpolator with a differential to single-ended converter, a load circuit, two differential pairs, a current source and at least a switch pair. By using the switch pair to control the current providing for the two differential pairs from the current source, and through regulating the load of the load circuit and/or the reference current of the current source, the intersection of a first signal and a second signal is in the overlap duration between a first input clock and a second input clock, so that uniform multi-phase output clock signal can be interpolated.

Abstract: The present invention is to provide a method and circuit for producing spread spectrum and over clock, which includes a primary circuit and a secondary circuit, wherein the primary circuit uses a frequency division technique based on phase swallow to achieve a high frequency resolution clock signal, and the secondary circuit multiplies the frequency of the output clock signal of the primary circuit, so as to expand its frequency range.

Abstract: The present invention is to provide a method and circuit for producing spread spectrum and over clock, which includes a primary circuit and a secondary circuit, wherein the primary circuit uses a frequency division technique based on phase swallow to achieve a high frequency resolution clock signal, and the secondary circuit multiplies the frequency of the output clock signal of the primary circuit, so as to expand its frequency range.