Patents by Inventor Li-Wei Huang
Li-Wei Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240070109Abstract: The present disclosure provides an USB device and a system type determining method thereof. The system type determining method includes: determining, by the USB device, whether an USB host transmit at least one of an HID interrupt signal and an UAC1 status interrupt signal; and determining, by the USB device, a system type of the USB host according to the result of determining whether the USB host transmit at least one of the HID interrupt signal and the UAC1 status interrupt signal.Type: ApplicationFiled: August 22, 2023Publication date: February 29, 2024Inventors: PO-CHAO HUANG, LI-WEI HUANG
-
Patent number: 11587573Abstract: The disclosure provides a speech processing method and a device thereof. The method includes: acquiring a speech sampling signal frame in a mixed-excitation linear prediction (MELP) speech coding system and estimating signal quality of the speech sampling signal frame; determining, based on the signal quality, a specific linear prediction coding (LPC) order used by an LPC circuit; controlling the LPC circuit to convert the speech sampling signal frame into a line spectrum pair parameter based on the specific LPC order; replacing a speech signal spectrum of the speech sampling signal frame with the line spectrum pair parameter to generate a predicted speech signal; and performing a speech coding operation and a signal synthesizing operation of the MELP speech coding system based on the predicted speech signal.Type: GrantFiled: November 28, 2019Date of Patent: February 21, 2023Assignee: Acer IncorporatedInventors: Chao-Lun Chen, An-Cheng Lee, Li-Wei Huang
-
Publication number: 20220357782Abstract: An external audio device includes a USB (Universal Serial Bus) plug, an audio socket, a USB communication circuit, an audio socket detection circuit, a first power circuit, a second power circuit, and a control circuit. The USB communication circuit establishes a connection with a computer device coupled to the USB plug according to the communication protocol of USB. The audio socket detection circuit detects a plug-in state of the audio socket. The first power circuit generates a second power to the USB communication circuit according to a first power received from the USB plug. The second power circuit generates a third power to the audio socket detection circuit according to the first power. The control circuit enables or disables the first power circuit according to the plug-in state of the audio socket.Type: ApplicationFiled: May 3, 2022Publication date: November 10, 2022Applicant: Realtek Semiconductor Corp.Inventors: Ko-Wei Chen, Li-Wei Huang, Shu-Yeh Chiu, Sheng-Nan Chiu
-
Publication number: 20210082446Abstract: The disclosure provides a speech processing method and a device thereof. The method includes: acquiring a speech sampling signal frame in a mixed-excitation linear prediction (MELP) speech coding system and estimating signal quality of the speech sampling signal frame; determining, based on the signal quality, a specific linear prediction coding (LPC) order used by an LPC circuit; controlling the LPC circuit to convert the speech sampling signal frame into a line spectrum pair parameter based on the specific LPC order; replacing a speech signal spectrum of the speech sampling signal frame with the line spectrum pair parameter to generate a predicted speech signal; and performing a speech coding operation and a signal synthesizing operation of the MELP speech coding system based on the predicted speech signal.Type: ApplicationFiled: November 28, 2019Publication date: March 18, 2021Applicant: Acer IncorporatedInventors: Chao-Lun Chen, An-Cheng Lee, Li-Wei Huang
-
Patent number: 8948146Abstract: A femtocell, a femtocell gateway and an access rejection method thereof are provided. A wireless network system comprises a wireless device, a plurality of the femtocells, the femtocell gateway and a core network server. The wireless device has a Subscriber Identification and the core network server stores a Closed Subscribers Group Identification of the femtocells. The femtocell gateway receives an access rejection message corresponding to the Subscriber Identification of the wireless device from the core network server, and transmits the access rejection message to the femtocells. Each femtocell records the Subscriber Identification in a rejection list thereof, and it is capable of adding/deleting Subscriber Identifications in its rejection list.Type: GrantFiled: August 1, 2011Date of Patent: February 3, 2015Assignee: Institute For Information IndustryInventors: Ching Lun Lin, Jian-Chian Chiou, Li-Wei Huang, Yao-Hsin Chen, Chun-Hao Yeh, Shao-Wei Huang
-
Publication number: 20120300757Abstract: A femtocell, a femtocell gateway and an access rejection method thereof are provided. A wireless network system comprises a wireless device, a plurality of the femtocells, the femtocell gateway and a core network server. The wireless device has a Subscriber Identification and the core network server stores a Closed Subscribers Group Identification of the femtocells. The femtocell gateway receives an access rejection message corresponding to the Subscriber Identification of the wireless device from the core network server, and transmits the access rejection message to the femtocells. Each femtocell records the Subscriber Identification in a rejection list thereof, and it is capable of adding/deleting Subscriber Identifications in its rejection list.Type: ApplicationFiled: August 1, 2011Publication date: November 29, 2012Applicant: INSTITUTE FOR INFORMATION INDUSTRYInventors: Ching Lun LIN, Jian-Chian CHIOU, Li-Wei HUANG, Yao-Hsin CHEN, Chun-Hao YEH, Shao-Wei HUANG
-
Patent number: 7791385Abstract: A spread spectrum clock generating apparatus is disclosed. The spread spectrum clock generating apparatus includes a phase lock loop module and a spread spectrum module. The phase lock loop module is used for dynamically tuning frequency of an output clock. The spread spectrum module includes a counter, a plurality of delta-sigma counters and a data shifter. These delta-sigma counters accumulate input signals, and enable a first overflow signal while accumulation of a last stage delta-sigma counter is overflowed. The frequency of the output clock can be tuned dynamically according to the first overflow signal, and the spectrum of the output clock can be spread.Type: GrantFiled: March 11, 2008Date of Patent: September 7, 2010Assignee: Industrial Technology Research InstituteInventors: Hong-Yi Huang, Li-Wei Huang, Yuan-Hua Chu
-
Publication number: 20100007322Abstract: A resistor unit is adapted for use in a constant current source circuit or a temperature compensating circuit for providing temperature compensation to a constant voltage reference circuit. The resistor unit includes at least one first resistor, and at least one second resistor coupled to the first resistor. One of the first and second resistors is a positive temperature coefficient resistor. The other one of the first and second resistors is a negative temperature coefficient resistor. Because a temperature characteristic of the first resistor is opposite to that of the second resistor, an effective resistance of the resistor unit changes in a relatively narrower range with temperature.Type: ApplicationFiled: January 12, 2009Publication date: January 14, 2010Applicant: Mobien CorporationInventor: Li-Wei Huang
-
Publication number: 20090140782Abstract: A spread spectrum clock generating apparatus is disclosed. The spread spectrum clock generating apparatus includes a phase lock loop module and a spread spectrum module. The phase lock loop module is used for dynamically tuning frequency of an output clock. The spread spectrum module includes a counter, a plurality of delta-sigma counters and a data shifter. These delta-sigma counters accumulate input signals, and enable a first overflow signal while accumulation of a last stage delta-sigma counter is overflowed. The frequency of the output clock can be tuned dynamically according to the first overflow signal, and the spectrum of the output clock can be spread.Type: ApplicationFiled: March 11, 2008Publication date: June 4, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Hong-Yi Huang, Li-Wei Huang, Yuan-Hua Chu