Patents by Inventor Liang Tong
Liang Tong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220067432Abstract: Methods and systems for evaluating and enhancing a neural network model include constructing a surrogate model that corresponds to a target neural network model, based on a degree of knowledge about the target neural network model. Adversarial attacks against the surrogate model are generated, based on an attack goal, a level of attacker capability, and an attack model. The target neural network model is tested for accuracy under the generated adversarial attacks to determine a degree of robustness of the target neural network. Robustness of the target neural network model is enhanced by replacing facial occlusions in input images before applying the input images to the target neural network.Type: ApplicationFiled: September 1, 2021Publication date: March 3, 2022Inventors: Zhengzhang Chen, Haifeng Chen, Liang Tong
-
Publication number: 20220067521Abstract: Methods and systems for enhancing a neural network include detecting an occlusion in an input image using a trained occlusion detection neural network. The detected occlusion is replaced in the input image with a neutral occlusion to prevent the detected occlusion from frustrating facial recognition to generate a modified input image. Facial recognition is performed on the modified input image using a trained facial recognition neural network.Type: ApplicationFiled: September 1, 2021Publication date: March 3, 2022Inventors: Zhengzhang Chen, Haifeng Chen, Liang Tong
-
Publication number: 20210300433Abstract: An image classification system defends against physically realizable attacks. A training dataset of input images is retrieved and an adversarial image is generated based on one of the input images that is selected. The adversarial image is created by occluding a portion of the selected image by superimposing a predetermined shape (e.g., a rectangle) containing noise on the selected image. A defense against occlusion attacks (DOA) classifier is trained using the training dataset and the adversarial image. The DOA classifier is utilized to classify captured images of items (e.g., street signs) that may have been attacked (e.g., sticker placement, vandalism).Type: ApplicationFiled: March 26, 2021Publication date: September 30, 2021Applicant: Washington UniversityInventors: Yevgeniy Vorobeychik, Tong Wu, Liang Tong
-
Patent number: 10562939Abstract: Increased viral particle maturation and production can be achieved in various methods for producing viral particles from viral proteins, in general, by inhibiting or preventing Heme Oxygenase 2 (HO-2) from binding to the group-specific antigen (Gag) of the viral proteins, thus allowing delivery of the viral proteins to plasma membranes where they can replicate and mature without interference from HO-2. The increase in viral particle maturation and production can also be achieved by minimizing or eliminating the presence of HO-2 to thus reduce or prevent binding of HO-2 to the group-specific antigen (Gag) of the viral proteins. The invention is particularly applicable to the production of lentiviruses from viral proteins wherein the Matrix domain (MA) of the Gag is myristoylated.Type: GrantFiled: May 31, 2017Date of Patent: February 18, 2020Assignee: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORKInventors: Stephen P. Goff, Yiping Zhu, Liang Tong, Shukun Luo
-
Publication number: 20190229212Abstract: An LDMOS transistor and a method for manufacturing the same are provided. The method includes: forming an epitaxial layer on a substrate, forming a gate structure on an upper surface of the epitaxial layer, forming a body region and a drift region in the epitaxial layer, forming a source region in the body region, forming a first insulating layer on the gate structure and an upper surface of the epitaxial layer and, forming a shield conductor layer on the first insulating layer, forming a second insulating layer covering the shield conductor layer, forming a first conductive path, to connect the source region with the substrate, and forming a drain region in the drift region. By forming the first conductive path which connects the source region with the substrate, the size of the LDMOS transistor and the resistance can be reduced.Type: ApplicationFiled: January 14, 2019Publication date: July 25, 2019Applicant: SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTDInventors: Bing WU, Chien Ling CHAN, Liang TONG
-
Publication number: 20190153038Abstract: Increased viral particle maturation and production can be achieved in various methods for producing viral particles from viral proteins, in general, by inhibiting or preventing Heme Oxygenase 2 (HO-2) from binding to the group-specific antigen (Gag) of the viral proteins, thus allowing delivery of the viral proteins to plasma membranes where they can replicate and mature without interference from HO-2. The increase in viral particle maturation and production can also be achieved by minimizing or eliminating the presence of HO-2 to thus reduce or prevent binding of HO-2 to the group-specific antigen (Gag) of the viral proteins. The invention is particularly applicable to the production of lentiviruses from viral proteins wherein the Matrix domain (MA) of the Gag is myristoylated.Type: ApplicationFiled: May 31, 2017Publication date: May 23, 2019Inventors: Stephen P. GOFF, Yiping ZHU, Liang TONG, Shukun LUO
-
Patent number: 9171921Abstract: The present disclosure relates to a trench MOSFET and a method for fabricating the same. The method comprises: providing a substrate with an epitaxy layer; forming a trench in the epitaxy layer; forming a first insulating layer, a first gate, a second insulating layer, and a second gate successively in the trench by deposition and etching; forming a well and a source region at both sides of the trench by ion implantation, and forming a trench-type contact and a metal plug. By forming the first gate and the second gate which are separated from each other, the first insulating layer between a lower portion of the first gate and the epitaxy layer has a thickness larger than that of the second insulating layer between the second gate and the well and the source region. The two separate gates are connected with each other by the metal plug. The resultant MOSFET has an increased breakdown voltage and stable performance while its manufacturer cost is lowered because the manufacturer process is simplified.Type: GrantFiled: August 27, 2014Date of Patent: October 27, 2015Assignee: Silergy Semiconductor Technology (Hangzhou) Ltd.Inventor: Liang Tong
-
Patent number: 9147739Abstract: Disclosed herein are methods for forming polysilicon in a trench. The sacrificial layer having a high etching rate is applied on the surface of polysilicon after polysilicon is formed on the surface of the substrate and in the trench. The sacrificial layer can provide a flat surface. With the sacrificial layer as a sacrificial mask layer, polysilicon can be etched as having a flat surface. The present disclosure avoids using the CMP process, simplifies the manufacturing process, and reduces the production cost. Moreover, the oxide layer formed thereafter can meet the requirement of current applications.Type: GrantFiled: June 12, 2014Date of Patent: September 29, 2015Assignee: Silergy Semiconductor Technology (Hangzhou) Ltd.Inventor: Liang Tong
-
Publication number: 20150061002Abstract: The present disclosure relates to a trench MOSFET and a method for fabricating the same. The method comprises: providing a substrate with an epitaxy layer; forming a trench in the epitaxy layer; forming a first insulating layer, a first gate, a second insulating layer, and a second gate successively in the trench by deposition and etching; forming a well and a source region at both sides of the trench by ion implantation, and forming a trench-type contact and a metal plug. By forming the first gate and the second gate which are separated from each other, the first insulating layer between a lower portion of the first gate and the epitaxy layer has a thickness larger than that of the second insulating layer between the second gate and the well and the source region. The two separate gates are connected with each other by the metal plug. The resultant MOSFET has an increased breakdown voltage and stable performance while its manufacturer cost is lowered because the manufacturer process is simplified.Type: ApplicationFiled: August 27, 2014Publication date: March 5, 2015Inventor: Liang Tong
-
Publication number: 20140370700Abstract: Disclosed herein are methods for forming polysilicon in a trench. The sacrificial layer having a high etching rate is applied on the surface of polysilicon after polysilicon is formed on the surface of the substrate and in the trench. The sacrificial layer can provide a flat surface. With the sacrificial layer as a sacrificial mask layer, polysilicon can be etched as having a flat surface. The present disclosure avoids using the CMP process, simplifies the manufacturing process, and reduces the production cost. Moreover, the oxide layer formed thereafter can meet the requirement of current applications.Type: ApplicationFiled: June 12, 2014Publication date: December 18, 2014Inventor: Liang Tong
-
Publication number: 20140306318Abstract: In one embodiment, a method of making a trench for a semiconductor device can include: (i) providing a semiconductor substrate; (ii) forming a patterned hard mask layer with an opening on the semiconductor substrate, where a thickness of the patterned hard mask layer is from about 100 nm to about 400 nm; and (iii) using the patterned hard mask layer as a mask, and etching the semiconductor substrate to form the trench in the semiconductor substrate.Type: ApplicationFiled: March 27, 2014Publication date: October 16, 2014Applicant: Silergy Semiconductor Technology (Hangzhou) LTDInventor: Liang Tong
-
Publication number: 20130243512Abstract: A printer is described herein that is equipped to internally remove the backings off of self-adhesive label paper, exposing an adhesive layer when ejected from the printer. A user desiring to print some sort of indicia on the self-adhesive paper need only initiate printing, and a label with exposed adhesive is ejected from the printer. A print side of the paper is split from a backing inside the printer pulling preceding print sides and backings at certain tensions, thereby creating a particularly effective separation angle. A ribbon break shaft and one or more rollers create the correct tension in the print sides, while a platen roller and cantilever leaf spring create the correct tension in the backings. In some embodiments, the optimal separation angle lies between 19 and 25 degrees.Type: ApplicationFiled: March 15, 2012Publication date: September 19, 2013Applicant: INTERMEC IP CORP.Inventors: TER LIANG TONG, HUAT LAI CHEAH
-
Publication number: 20110280813Abstract: The invention is related to various methods for inhibiting or reducing biofilm formation, treating a biofilm production-related disorder, preventing biofilm formation, and screening for neuraminidase inhibitors.Type: ApplicationFiled: November 13, 2009Publication date: November 17, 2011Inventors: Alice Prince, Liang Tong
-
Patent number: 7884189Abstract: The present invention provides compositions and crystals of the carboxyltransferase (CT) domain (the C-terminal ˜90 kDa fragment) of various acetyl-CoA carboxylase (ACC) proteins, including yeast, mouse and human ACCs. Further, the present invention provides methods for identifying and designing compounds that can modulate ACC activity. These methods are based, in part, on the X-ray crystallographic structures of the CT domain of yeast ACC, either alone or bound to acetyl-CoA or a CT inhibitor, such as haloxyfop or diclofop or CP-640186. Thus, the present invention relates to the crystal structures of the carboxyltransferase (“CT”) domain of acetyl-CoA carboxylase (“ACC”), and to the use of these structures in the design of anti-obesity compounds, anti-diabetes compounds, antibiotic compounds, herbicide compounds, and in the design of herbicide resistant plants.Type: GrantFiled: January 9, 2004Date of Patent: February 8, 2011Assignee: The Trustees of Columbia University in the City of new YorkInventors: Liang Tong, Hailong Zhang, Zhiru Yang
-
Publication number: 20090215627Abstract: A crystal comprising a biotin carboxylase domain of acetyl-CoA carboxylase is described, along with a computer-based method for identifying compounds that modulates activity of acetyl-CoA carboxylase, a computer-based method for rationally designing a compound that modulates activity of acetyl-CoA carboxylase, along with compounds produced by such methods, as well as compositions and methods of use thereof.Type: ApplicationFiled: August 3, 2005Publication date: August 27, 2009Inventors: Yang Shen, Sandra L. Volrath, Stephanie C. Weatherly, Tedd D. Elich, Richard Anderson, Liang Tong
-
Publication number: 20090175805Abstract: The invention is related to various methods for inhibiting or reducing biofilm formation, treating a biofilm production-related disorder, preventing biofilm formation, and screening for neuraminidase inhibitors. The invention also encompasses a mutant bacterial strain with a deleted neuraminidase gene.Type: ApplicationFiled: March 13, 2007Publication date: July 9, 2009Applicant: The Trustees of Columbia University in the City of New YorkInventors: Alice Prince, Liang Tong
-
Publication number: 20080020413Abstract: Crystals of nicotinamide phosphoribosyltransferase, methods of making the crystals, and methods of using the crystals are disclosed. The three-dimensional structures of NMPRTases are also disclosed. Also disclosed are methods for utilizing a crystal structure of an NMPRTase for identifying, designing, selecting, or testing molecules which affect NMPRTase activity, which can be used therapeutically in the treatment of diseases and disorders such as cancer and diabetes.Type: ApplicationFiled: March 29, 2007Publication date: January 24, 2008Applicant: Columbia UniversityInventors: Liang Tong, Xiao Tao, Javed Khan
-
Publication number: 20060094100Abstract: The present invention relates to structural models of carnitine acyltransferases, and, in particular, to models of the reactive sites of these enzymes. It is based, at least in part, on the X-ray crystallographic structures of murine carnitine acetyltransferase (“mCRAT”), both in pure form and in complex with its substrates carnitine and coenzyme A (“CoA”). The structural information provides a basis for designing modulators of the activity of CRAT and related enzymes.Type: ApplicationFiled: June 7, 2005Publication date: May 4, 2006Inventors: Liang Tong, Gerwald Jogl
-
Publication number: 20050009163Abstract: The present invention provides compositions and crystals of the carboxyltransferase (CT) domain (the C-terminal ˜90 kDa fragment) of various acetyl-CoA carboxylase (ACC) proteins, including yeast, mouse and human ACCs. Further, the present invention provides methods for identifying and designing compounds that can modulate ACC activity. These methods are based, in part, on the X-ray crystallographic structures of the CT domain of yeast ACC, either alone or bound to acetyl-CoA or a CT inhibitor, such as haloxyfop or diclofop or CP-640186. Thus, the present invention relates to the crystal structures of the carboxyltransferase (“CT”) domain of acetyl-CoA carboxylase (“ACC”), and to the use of these structures in the design of anti-obesity compounds, anti-diabetes compounds, antibiotic compounds, herbicide compounds, and in the design of herbicide resistant plants.Type: ApplicationFiled: January 9, 2004Publication date: January 13, 2005Inventors: Liang Tong, Hailong Zhang