Patents by Inventor Liewei Bao
Liewei Bao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240069181Abstract: Aspects of the technology described herein related to controlling, using control circuitry, modulation circuitry to modulate and delay first ultrasound data generated by first ultrasound transducers positioned at a first azimuthal position of an ultrasound transducer array of an ultrasound device and second ultrasound data generated by second ultrasound transducers positioned at a second azimuthal position of the ultrasound transducer array of the ultrasound device, such that the first ultrasound data is delayed by a first delay amount and the second ultrasound data is delayed by a second delay amount that is different from the first delay amount. The first and second ultrasound data received from the modulation circuitry may be filtered and summed. The ultrasound transducer array, the control circuitry, the modulation circuitry, the filtering circuitry, and the summing circuitry may be integrated onto a semiconductor chip or one or more semiconductor chips packaged together.Type: ApplicationFiled: November 7, 2023Publication date: February 29, 2024Inventors: Nevada J. Sanchez, Liewei Bao, Tyler S. Ralston
-
Patent number: 11808897Abstract: Aspects of the technology described herein related to controlling, using control circuitry, modulation circuitry to modulate and delay first ultrasound data generated by first ultrasound transducers positioned at a first azimuthal position of an ultrasound transducer array of an ultrasound device and second ultrasound data generated by second ultrasound transducers positioned at a second azimuthal position of the ultrasound transducer array of the ultrasound device, such that the first ultrasound data is delayed by a first delay amount and the second ultrasound data is delayed by a second delay amount that is different from the first delay amount. The first and second ultrasound data received from the modulation circuitry may be filtered and summed. The ultrasound transducer array, the control circuitry, the modulation circuitry, the filtering circuitry, and the summing circuitry may be integrated onto a semiconductor chip or one or more semiconductor chips packaged together.Type: GrantFiled: October 4, 2021Date of Patent: November 7, 2023Assignee: BFLY OPERATIONS, INC.Inventors: Nevada J. Sanchez, Liewei Bao, Tyler S. Ralston
-
Patent number: 11650301Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: GrantFiled: November 3, 2020Date of Patent: May 16, 2023Assignee: BFLY OPERATIONS, INC.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Publication number: 20220104793Abstract: Aspects of the technology described herein related to controlling, using control circuitry, modulation circuitry to modulate and delay first ultrasound data generated by first ultrasound transducers positioned at a first azimuthal position of an ultrasound transducer array of an ultrasound device and second ultrasound data generated by second ultrasound transducers positioned at a second azimuthal position of the ultrasound transducer array of the ultrasound device, such that the first ultrasound data is delayed by a first delay amount and the second ultrasound data is delayed by a second delay amount that is different from the first delay amount. The first and second ultrasound data received from the modulation circuitry may be filtered and summed. The ultrasound transducer array, the control circuitry, the modulation circuitry, the filtering circuitry, and the summing circuitry may be integrated onto a semiconductor chip or one or more semiconductor chips packaged together.Type: ApplicationFiled: October 4, 2021Publication date: April 7, 2022Applicant: BFLY Operations, Inc.Inventors: Nevada J. Sanchez, Liewei Bao, Tyler S. Ralston
-
Publication number: 20220079565Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: ApplicationFiled: September 23, 2021Publication date: March 17, 2022Applicant: BFLY Operations, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Patent number: 11154279Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: GrantFiled: March 31, 2016Date of Patent: October 26, 2021Assignee: BFLY Operations, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Publication number: 20210048517Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: ApplicationFiled: November 3, 2020Publication date: February 18, 2021Applicant: Butterfly Network, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Patent number: 10859687Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: GrantFiled: March 31, 2016Date of Patent: December 8, 2020Assignee: Butterfly Network, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Publication number: 20190142391Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: ApplicationFiled: January 11, 2019Publication date: May 16, 2019Applicant: Butterfly Network, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Patent number: 10282338Abstract: A plurality of processor tiles are provided, each processor tile including a processor core. An interconnection network interconnects the processor cores and enables transfer of data among the processor cores. An extension network connects input/output ports of the interconnection network to input/output ports of one or more peripheral devices, each input/output port of the interconnection network being associated with one of the processor tiles such that each input/output port of the interconnection network sends input data to the corresponding processor tile and receives output data from the corresponding processor tile. The extension network is configurable such that a mapping between input/output ports of the interconnection network and input/output ports of the one or more peripheral devices is configurable.Type: GrantFiled: July 5, 2016Date of Patent: May 7, 2019Assignee: Mellanox Technologies, Ltd.Inventors: Liewei Bao, Ian Rudolf Bratt
-
Publication number: 20170281138Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: ApplicationFiled: March 31, 2016Publication date: October 5, 2017Applicant: Butterfly Network, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Publication number: 20170285152Abstract: Circuitry for ultrasound devices is described. A multi-level pulser is described, which can support time-domain and spatial apodization. The multi-level pulser may be controlled through a software-defined waveform generator. In response to the execution of a computer code, the waveform generator may access master segments from a memory, and generate a stream of packets directed to pulsing circuits. The stream of packets may be serialized. A plurality of decoding circuits may modulate the streams of packets to obtain spatial apodization.Type: ApplicationFiled: March 31, 2016Publication date: October 5, 2017Applicant: Butterfly Network, Inc.Inventors: Liewei Bao, Kailiang Chen, Tyler S. Ralston, Nevada J. Sanchez
-
Patent number: 9753854Abstract: Managing data in a computing system comprising a plurality of cores includes: assigning an address within a memory address space for access by one of a plurality of memory controllers coupled to different respective cores based on a designated portion of the address. The designated portion is selected to exclude one or more highest order bits and bits that correspond to a cache line associated with the memory address. In response to a memory access request at one of the cores to access data stored at the address, the system determines which of the plurality of memory controllers to which the memory access request is to be directed based on the designated portion of the address.Type: GrantFiled: June 23, 2015Date of Patent: September 5, 2017Assignee: Mellanox Technologies Ltd.Inventor: Liewei Bao
-
Patent number: 9384165Abstract: A plurality of processor tiles are provided, each processor tile including a processor core. An interconnection network interconnects the processor cores and enables transfer of data among the processor cores. An extension network connects input/output ports of the interconnection network to input/output ports of one or more peripheral devices, each input/output port of the interconnection network being associated with one of the processor tiles such that each input/output port of the interconnection network sends input data to the corresponding processor tile and receives output data from the corresponding processor tile. The extension network is configurable such that a mapping between input/output ports of the interconnection network and input/output ports of the one or more peripheral devices is configurable.Type: GrantFiled: October 21, 2011Date of Patent: July 5, 2016Assignee: Tilera CorporationInventors: Liewei Bao, Ian Rudolf Bratt
-
Patent number: 9063825Abstract: Managing data in a computing system comprising a plurality of cores includes: assigning an address within a memory address space for access by one of a plurality of memory controllers coupled to different respective cores based on a designated portion of the address. The designated portion is selected to exclude one or more highest order bits and bits that correspond to a cache line associated with the memory address. In response to a memory access request at one of the cores to access data stored at the address, the system determines which of the plurality of memory controllers to which the memory access request is to be directed based on the designated portion of the address.Type: GrantFiled: September 20, 2010Date of Patent: June 23, 2015Assignee: Tilera CorporationInventor: Liewei Bao
-
Patent number: 8886899Abstract: Managing access to an external memory in a computing system comprising one or more cores includes: receiving memory requests to access a memory at a memory controller coupled to at least one of the cores; assigning, by the memory controller, respective priorities to the memory requests, the priorities being based on priority configuration information; providing access, by the memory controller, to the memory based on the memory requests according to the assigned priorities. Messages are received at the memory controller to modify the priority configuration information.Type: GrantFiled: September 20, 2010Date of Patent: November 11, 2014Assignee: Tilera CorporationInventor: Liewei Bao
-
Patent number: 8738860Abstract: A computing system comprises one or more cores. Each core comprises a processor. In some implementations, each processor is coupled to a communication network among the cores. In some implementations, a switch in each core includes switching circuitry to forward data received over data paths from other cores to the processor and to switches of other cores, and to forward data received from the processor to switches of other cores.Type: GrantFiled: October 25, 2011Date of Patent: May 27, 2014Assignee: Tilera CorporationInventors: Patrick Robert Griffin, Mathew Hostetter, Anant Agarwal, Chyi-Chang Miao, Christopher D. Metcalf, Bruce Edwards, Carl G. Ramey, Mark B. Rosenbluth, David M. Wentzlaff, Christopher J. Jackson, Ben Harrison, Kenneth M. Steele, John Amann, Shane Bell, Richard Conlin, Kevin Joyce, Christine Deignan, Liewei Bao, Matthew Mattina, Ian Rudolf Bratt, Richard Schooler
-
Patent number: 8737392Abstract: A processor includes a plurality of processor tiles, each tile including a processor core, and an interconnection network interconnects the processor cores and enables transfer of data among the processor cores. The interconnection network has a plurality of dimensions in which an ordering of dimensions for routing data is configurable.Type: GrantFiled: October 21, 2011Date of Patent: May 27, 2014Assignee: Tilera CorporationInventors: Liewei Bao, Ian Rudolf Bratt
-
Patent number: 8151088Abstract: A plurality of processor tiles are provided, each processor tile including a processor core. An interconnection network interconnects the processor cores and enables transfer of data among the processor cores. The interconnection network has a plurality of dimensions and is configurable to transmit data from an initial processor core or an input/output device to an intermediate processor core based on a first dimension ordering policy, and from the intermediate processor core to a destination processor core. The first dimension ordering policy specifies an ordering of the dimensions of the interconnection network when routing data through the interconnection network.Type: GrantFiled: July 8, 2008Date of Patent: April 3, 2012Assignee: Tilera CorporationInventors: Liewei Bao, Ian Rudolf Bratt
-
Patent number: 7370152Abstract: A memory controller monitors requests from one or more computer subsystems and issues one or more prefetch commands if the memory controller detects that the memory system is idle after a period of activity, or if a prefetch buffer read hit occurs. In some embodiments, results of a prefetching operations are stored in a prefetch buffer configured to provide an automatic aging mechanism, which evicts prefetched data from time to time. The prefetched data in the prefetch buffer is released and sent back to the requester in order with respect to previous memory access requests.Type: GrantFiled: June 29, 2004Date of Patent: May 6, 2008Assignee: Rambus Inc.Inventors: Steven C. Woo, Bradley A. May, Liewei Bao